

Direct Conversion FSK Data Receiver Data Sheet

August 2005

The SL6619 is an advanced Direct Conversion FSK Data Receiver for operation up to 450 MHz. The device integrates all functions to convert a binary FSK modulated RF signal into a demodulated data stream.

Adjacent channel rejection is provided using tuneable gyrator filters. RF and audio AGC functions assist operation when large interfering signals are present and an automatic frequency control (AFC) function is provided to extend centre frequency acceptance.

Features

- Very Low Power Operation from Single Cell
- · Superior Sensitivity
- · Operation at 512, 1200 and 2400 Baud
- · On Chip 1 Volt Regulator
- 1mm Height Miniature Package
- Automatic Frequency Control Function
- · Programmable Post Detection Filter
- · AGC Detection Circuitry
- · Power Down Function
- Battery Strength Indicator

Applications

- Pagers, including Credit Card, PCMCIA and Watch Pagers
- Low Data Rate Receivers, e.g. Security Systems

Ordering Information
SL6619/KG/TP1N 32 Pin TQFP Trays
SL6619/KG/TP1Q 32 Pin TQFP Tape & Reel

SL6619/KG/TP2Q 32 Pin TQFP* Tape & Reel SL6619/KG/TP2N 32 Pin TQFP* Trays

*Pb Free Matte Tin




Figure 1 Pin identification diagram (top view). See Table 1 for pin descriptions

ABSOLUTE MAXIMUM RATINGS

Storage temperature -55°C to+150°C Operating temperature -10°C to+55°C Maximum voltage on any pin w.r.t. any +4V other pin, subject to the following conditions:

Current, pin 3 (MIXIP), pin 5 (MIXPB), pin 12 (LOIPI) and pin 14 (LOIPB)

Most negative voltage on any pin -0·5V w.r.t. gnd




Figure 2 - Block diagram of SL6619

SL6619 Data Sheet

Pin number	Pin name	Pin description
1	IRF	LNA current source
2	GND	Ground
3	MIXIP A	Mixer input A
4	MIX DEC	Mixer biasing decouple
5	MIXIP B	Mixer input B
6	REG CNT	1V regulator control external PNP drive
7	VREG	1V regulator output voltage
8	TPI	I channel pre-gyrator filter test point.
9	l1	Mixer output, I channel
10	12	Mixer output, I channel
11	VCC1	Positive supply 1
12	LOIP I	LO input channel I
13	GYRI	Gyrator current adjust pin
14	LOIP Q	LO input channel Q
15	Q1	Mixer output, Q channel
16	Q2	Mixer output, Q channel
17	TPQ	Q channel pre-gyrator filter test point
18	VREF	Reference voltage
19	AFC OP	AFC output
20	BEC	Battery economy control
21	DATA OP	Data output pin
22	VCC2	Positive supply 2
23	BATT FLAG	Battery flag output
24	AFC1	AFC characteristic defining pin
25	AFC2	AFC characteristic defining pin
26	BRF CNT	Bit rate filter control
27	BRF1	Bit rate filter 1, output from detector
28	VBATT	Battery flag input voltage
29	TP LIM I	I channel limiter (post gyrator filter) test point, output only
30	IAGC OP	Audio AGC output current
31	TC ADJ	Audio AGC time constant adjust
32	GTH ADJ	Audio AGC gain and threshold adjust. RSSI signal indicator

Table 1 - SL6619 pin descriptions

Electrical Characteristics (1)

Electrical Characteristics (1) are guaranteed over the following range of operating conditions unless otherwise stated $T_{AMB} = +25^{\circ}C$, $V_{CC}1 = 1.3V$, $V_{CC}2 = 2.7V$

		V	/alue			
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions
Supply voltage, V _{CC} 1	11	0.95	1.3	2.7	V	V _{CC} 1≤V _{CC} 2−0·8V
Supply voltage, V _{CC} 2	22	1.9	2.7	3∙5	V	
Supply current, I _{CC} 1	11	1.20	1.60	2.2	mA	Including IRF
Supply current, I _{CC} 2	22	260	350	460	μΑ	
1 volt regulator, V _{REG}	7	0.95	1.0	1.05	V	$I_{LOAD} = 3mA$, external PNP($\beta \ge 100$, $V_{CE} = 0.1V$)
1 volt regulator load current	7	0.25		3	mA	External PNP ($h_{FE} \ge 100$, $V_{CE} = 0.1V$)
LNA current source, IRF	1	375	500	700	μΑ	PTAT, voltage on pin 1 = $0.3V$ and $1.3V$
Reference voltage, V _{REF}	18	1.15	1.25	1.31	V	Typical temperature coefficient = $+0.1$ mV/°C
V _{REF} source current	18			20	μΑ	
V _{REF} sink current	18			1.0	μΑ	
Data Amplifier DATA OP sink current DATA OP leakage current Output mark:space ratio	21 21 21	25 7:9		1·0 9:7	μ A μ A	Output logic low, pin 21 voltage = $0.3V$ Output logic high, pin 21 voltage = $V_{CC}2$ Preamble at 1200 baud, $\Delta f = 4kHz$, pin 26 = $0V$, BRF capacitor = $560pF$, DATA OP pullup resistor = $200k\Omega$
Battery Economy						
Power down I _{CC} 1	11		0.5	10	μА	Pin 20 = logic low
Power down I _{CC} 2	22		2.0	10	μA	Pin 20 = logic low
BEC input logic high	20	V _{CC} 2-0·3V		V _{CC} 2	V	Powered up
BEC input logic low	20	0		0.3	V	Powered down
BEC input current	20	-1.0		1.0	μΑ	Powered up
BEC input current	20	-1.0		1.0	μΑ	Powered down
Battery Flag						
V _{BATT} trigger point	28	1.04	1.08	1.12	V	Current sunk by pin 23 = 1µA
BATT FLAG sink current	23			1.0	μА	Pin 28 voltage = 1·04V
BATT FLAG sink current	23	1.0			μ Α	Pin 28 voltage = 1·12V
BATT FLAG sink current	23	25			μ A	Pin 28 voltage = 1·14V
V _{BATT} input voltage	28			2.0	·V	
V _{BATT} input current	28	-1.0		1.0	μΑ	V _{BATT} = 1·14V
V _{BATT} input current	28	−1.0		1.0	μА	V _{BATT} = 1·04V

SL6619 Data Sheet

Electrical Characteristics (1) (Cont.)

Electrical Characteristics (1) are guaranteed over the following range of operating conditions unless otherwise stated $T_{AMB} = +25$ °C, $V_{CC}1 = 1.3V$, $V_{CC}2 = 2.7V$

			Value			
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions
Mixers LO DC bias voltage Gain to TPI	12,14 3,5,8,12	38	V _{CC} 1 42	46	V dB	LO inputs (12, 14) driven in quadrature: 45mVrms at 450MHz, CW. Mixer inputs (3, 5) driven differentially:
Gain to TPQ	3,5,14, 17	38	42	46	dB	0.45mVrms at 450.004MHz, CW. As gain to TPI
Match of gain to TPI and TPQ	3,5,8, 12,14,17	-1	0	+1	dB	As gain toTPI
Audio AGC IAGC OP max. sink current IAGC OP leakage current	30 30		40	1	μ Α μ Α	TPI, TPQ signals limiting No signal applied
AFC DC current, I _{AFC4k5} AFC DC current AFC DC current	19 19 19	I _{AFC4k5} +0·2	0·0 I _{AFC4k5} +0·7 I _{AFC4k5} -0·9	I _{AFC4k5} -0·2	μ Α μ Α μ Α	$f_{C} = f_{LO} + 4.5kHz, CW$ $f_{C} = f_{LO} + 2.5kHz, CW$ $f_{C} = f_{LO} + 6.5kHz, CW$
Bit Rate Filter Control BRF CNT input logic high BRF CNT input logic low Tristate I/P current window BRF 1 output current BRF 1 output current BRF 1 output current BRF CNT input high current BRF CNT input low current	26 26 26 27 27 27 27 26 26	V _{CC} 2 -0·3 0 -0·4	3·5 1·7 0·74	V _{CC} 2 0·1 +0·4 +7·5 +7·5	V μΑ μΑ μΑ μΑ μΑ	2400 baud 1200 baud 512 baud Pin 26 logic high Pin 26 logic low Pin 26 logic tristate (open circuit)

Electrical Characteristics (2)

Electrical Characteristics (2) are guaranteed over the following range of operating conditions unless otherwise stated. Characteristics are tested at room temperature only and are guaranteed by characterisation test or design.

 $T_{AMB} = -10^{\circ} C \text{ to } +55^{\circ} C, \ V_{CC} 1 \ = 1\cdot4 \text{V to } 2\cdot0 \text{V}, \ V_{CC} 2 = 2\cdot3 \text{V to } 3\cdot2 \text{V}. \ V_{CC} 1 < V_{CC} 2 - 0\cdot8 \text{V}$

		V	/alue					
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions		
Supply voltage, V _{CC} 1	11	0.95	1.3	2.7	V	V _{CC} 1≤V _{CC} 2−0·8V at ≥25°C only		
Supply voltage, V _{CC} 2	22	1.9	2.7	3∙5	V			
Supply current, I _{CC} 1	11		1.60	2·4	mA	Including IRF		
Supply current, I _{CC} 2	22		350	510	μΑ			
1 volt regulator, V _{REG}	7	0.93	1.0	1.05	V	$I_{LOAD} = 3mA$, external PNP($\beta \ge 100$, $V_{CE} = 0.1V$)		
1 volt regulator load current	7	0.25		3	mA	External PNP($h_{FE} \ge 100$, $V_{CE} = 0.1V$)		
LNA current source, IRF	1	375	500	800	μΑ	PTAT, voltage on pin 1 = 0·3V and 1·3V		
Reference voltage, V _{REF}	18	1.13	1.25	1.33	V	Typical temperature coefficient = +0·1mV/°C		
V _{REF} source current	18			18	μΑ			
V _{REF} sink current	18			0.8	μΑ			
Turn-on time			5		ms	Stable data O/P when 3dB above sensitivity. $C_{VREF} = 2.2 \mu F$		
Turn-off time			1		ms	Fall to 10% of steady state $I_{CC}1$. $C_{VREF} = 2.2 \mu F$		
Data Amplifier								
DATA OP sink current	21	22			μΑ	Output logic low, pin 21 voltage = 0·3V		
DATA OP leakage current	21			1.5	μΑ	Output logic high, pin 21 voltage = V_{CC} 2		
Output mark:space ratio	21	7:9		9:7		Preamble at 1200 baud, $\Delta f = 4kHz$,		
						pin 26 = 0V, BRF capacitor = 560pF,		
						DATA OP pullup resistor = 200kΩ		
Battery Economy								
Power down I _{CC} 1	11		0.5	12	μΑ	Pin 20 = logic low		
Power down I _{CC} 2	22		2.0	12	μΑ	Pin 20 = logic low		
BEC input logic high	20	V _{CC} 2-0·3V		V _{CC} 2	V	Powered up		
BEC input logic low	20	0		0.3	V	Powered down		
BEC input current	20	-1.0		1.5	μΑ	Powered up		
BEC input current	20	-1.0		1.5	μΑ	Powered down		
Battery Flag								
V _{BATT} trigger point	28	1.04	1.08	1.12	V	Current sunk by pin 23 = 1µA		
BATT FLAG sink current	23			2	μΑ	Pin 28 voltage = 1·04V		
BATT FLAG sink current	23	2			μΑ	Pin 28 voltage = 1·12V		
BATT FLAG sink current	23	20			μΑ	Pin 28 voltage = 1·14V		
V _{BATT} input voltage	28			2.0	V			
V _{BATT} input current	28	−1.5		1.5	μΑ	$V_{BATT} = 1.14V$		
V _{BATT} input current	28	−1.5		1.5	μΑ	V _{BATT} = 1.04V		
	<u> </u>							

SL6619 Data Sheet

Electrical Characteristics (2) (Cont.)

Electrical Characteristics (2) are guaranteed over the following range of operating conditions unless otherwise stated. Characteristics are tested at room temperature only and are guaranteed by characterisation test or design.

 $T_{AMB} = -10^{\circ}C$ to $+55^{\circ}C$, $V_{CC}1 = 1.4V$ to 2.0V, $V_{CC}2 = 2.3V$ to 3.2V. $V_{CC}1 < V_{CC}2 - 0.8V$

			Value					
Characteristic	Pin	Min.	Тур.	Max.	Units	Conditions		
Mixers								
LO DC bias voltage	12,14		V _{CC} 1		V			
Gain to TPI	3,5,8,12	35	42	46	dB	LO inputs (12, 14) driven in quadrature: 45mVrms at 450MHz, CW. Mixer inputs (3, 5) driven differentially: 0·45mVrms at 450·004MHz, CW.		
Gain to TPQ	3,5,14, 17	35	42	46	dB	As gain to TPI		
Match of gain to TPI and TPQ	3,5,8, 12,14,17	-1∙5	0	+1.5	dB	As gain toTPI		
Audio AGC								
IAGC OP max. sink current	30	15	40	80	μΑ	TPI, TPQ signals limiting		
IAGC OP leakage current	30			2	μΑ	No signal applied		
AFC								
AFC DC current, I _{AFC4k5}	19		0.0		μΑ	$f_C = f_{LO} + 4.5 \text{kHz}, CW$		
AFC DC current	19	I _{AFC4k5} +0·1	I _{AFC4k5} +0·7		μΑ	$f_C = f_{LO} + 2.5 \text{kHz}, CW$		
AFC DC current	19		I _{AFC4k5} -0·9	I _{AFC4k5} -0·1	μΑ	$f_C = f_{LO} + 6.5 \text{kHz}, CW$		
Bit Rate Filter Control								
BRF CNT input logic high	26	V _{CC} 2 −0·3		V _{CC} 2	V	2400 baud		
BRF CNT input logic low	26	0		0.1	V	1200 baud		
Tristate I/P current window	26	-0∙4		+0.4	μΑ	512 baud		
BRF 1 output current	27		3∙5		μΑ	Pin 26 logic high		
BRF 1 output current	27		1.7		μΑ	Pin 26 logic low		
BRF 1 output current	27		0.74		μΑ	Pin 26 logic tristate (open circuit)		
BRF CNT input high current		-10		+10	μΑ			
BRF CNT input low current	26	-10		+10	μΑ			

Receiver Characteristics (450MHz)

Receiver Characteristics (450MHz) are guaranteed over the following range of operating conditions unless otherwise stated.

Characteristics (450MHz) are guaranteed over the following range of operating conditions unless otherwise stated. Characteristics are not tested but are guaranteed by characterisation test or design. All measurements made using the characterisation circuit Fig. 5. See Application Note AN137 for details of test method. $T_{AMB} = -10^{\circ}\text{C to} + 55^{\circ}\text{C}, V_{CC}1 = 1.04\text{V to} 2.0\text{V}, V_{CC}2 = 2.3\text{V to} 3.2\text{V}, V_{CC}1 < V_{CC}2 - 0.8\text{V}, carrier frequency} = 450\text{MHz}, BER = 1 in 30, AFC open loop. LNA gain set such that an RF signal of -73dBm at the LNA input, offset from the LO by 4kHz, gives a typical IF signal level of 300mV p-p at TPI and TPQ. LNA noise figure <2dB$

		Value			Conditions			
Characteristic	Min.	Тур.	Max.	Units				
Sensitivity		-128 -126 -123	-122 -119	dBm dBm dBm	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm			
Intermodulation, IM3	50 48	57 55 53		dB dB dB	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm . Channel spacing 25kHz			
Adjacent Channel	62·5 60	74 72 69		dB dB dB	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm . Channel spacing 25kHz			
Deviation Acceptance Up Down Up Down Up Down Up Down Up Down	+1·8 -2·7 +1·7 -3	+1·9 -2·5 +3·0 -2·3 +2·5 -2·3	+4·6 -1·7 +4·6 -1·7	kHz kHz kHz kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz, no AFC 512bps, $\Delta f = 4.5$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC			
Centre Frequency Acceptance	±2·0 ±2·0	±2·8 ±2·5 ±2·5	±2·9 ±3·2	kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC			
AFC Capture Range (AFC Closed Loop)		±4 ±3·5 ±4		kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz. All at sensitivity +3dB or above 1200bps, $\Delta f = 4.0$ kHz. All at sensitivity +3dB or above 2400bps, $\Delta f = 4.5$ kHz. All at sensitivity +3dB or above			

Receiver Characteristics (280MHz)

Receiver Characteristics (280MHz) are guaranteed over the following range of operating conditions unless otherwise stated.

Characteristics (280MHz) are guaranteed over the following range of operating conditions unless otherwise stated. Characteristics are not tested but are guaranteed by characterisation test or design. All measurements made using the characterisation circuit Fig. 5. See Application Note AN137 for details of test method. $T_{\text{AMB}} = -10^{\circ}\text{C to} +55^{\circ}\text{C}, V_{\text{CC}}1 = 1.04\text{V to } 2.0\text{V}, V_{\text{CC}}2 = 2.3\text{V to } 3.2\text{V}, V_{\text{CC}}1 < V_{\text{CC}}2 - 0.8\text{V}, \text{carrier frequency} = 280\text{MHz}, \\ \text{BER} = 1 \text{ in } 30, \text{ AFC open loop. LNA gain set such that an RF signal of} -73dBm at the LNA input, offset from the LO by 4kHz, gives a typical IF signal level of 300mV p-p at TPI and TPQ. LNA noise figure < 2dB$

		Value						
Characteristic	Min.	Тур.	Max.	Units	Conditions			
Sensitivity	-128 -127	-129 -127 -124	-124 -121	dBm dBm dBm	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm			
Intermodulation, IM3	52 49			dB dB dB	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm . Channel spacing 25kHz			
Adjacent Channel	62·5 60	74 72 70	80 77	dB dB dB	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm . Channel spacing 25kHz			
Deviation Acceptance Up Down Up Down Up Down Up Down Up	+1·8 -2·7 +1·7 -3·0	+1·9 -2·5 +3·0 -2·3 +2·5 -2·3	+4·6 -1·7 +4·6 -1·7	kHz kHz kHz kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz, no AFC 512bps, $\Delta f = 4.5$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC			
Centre Frequency Acceptance	±2·0 ±2·0	±2·8 ±2·5 ±2·5	±2·9 ±3·2	kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz, no AFC 1200bps, $\Delta f = 4.0$ kHz, no AFC 2400bps, $\Delta f = 4.5$ kHz, no AFC			
AFC Capture Range (AFC Closed Loop)		±4 ±3·5 ±4		kHz kHz kHz	512bps, $\Delta f = 4.5$ kHz. All at sensitivity +3dB or above 1200bps, $\Delta f = 4.0$ kHz. All at sensitivity +3dB or above 2400bps, $\Delta f = 4.5$ kHz. All at sensitivity +3dB or above			
1MHz Blocking	67 65	75 75 75	78 76	dB dB dB	512bps, $\Delta f = 4.5 \text{kHz}$ 1200bps, $\Delta f = 4.0 \text{kHz}$ 2400bps, $\Delta f = 4.5 \text{kHz}$. LO = -15dBm			

Operation of SL6619

Low Noise Amplifier

To achieve optimum performance it is necessary to incorporate a Low Noise RF Amplifier at the front end of the receiver. This is easily biased using the on-chip voltages and current source provided. All voltages and current sources used for bias of the RF amplifier, receiver and mixers should be RF decoupled using 1nF capacitors. The receiver also requires a stable Local Oscillator at the required channel frequency.

Local Oscillator

The Local Oscillator signal is applied to the device in phase quadrature. This can be achieved with the use of two RC networks operating at their $-3\text{dB}/45^\circ$ transfer characteristic. The RC characteristics for I and Q channels are combined to give a full 90° phase differential between the LO ports of the device. Each LO port also requires an equal level of drive from the oscillator. This is achieved by forming the two RC networks into a power divider.

Gyrator Filters

The on-chip filters include an adjustable gyrator filter. This may be adjusted by changing the value of the resistor connected between pin 13 and GND. This allows adjustment of the filters' cutoff frequency and allows for compensation for possible process variations.

Audio AGC (Fig. 3)

The Audio AGC consists of a current sink which is controlled by the audio (baseband) signal. It has three parameters that may be controlled by the user. These are the attack (turn on) time, decay (duration) time and threshold level. The attack time is simply determined by the value of the external capacitor connected to TCADJ. The external capacitor is in series with an internal $100 k\Omega$ resistor and the time constant of this circuit dictates the attack time of the AGC.

i.e.
$$t_{ATTACK} = 100k\Omega \times C18$$

The decay time is determined by the external resistor connected in parallel with the capacitor CTC. The decay time is simply

$$t_{\text{DECAY}} = R17 \times C18$$

When a large audio (baseband) signal is incident on the input to the AGC circuit, the variable current source is turned on. This causes a voltage drop across R13. The voltage potential between V_{REF} and the voltage on pin 31 causes a current to flow in pin 30. This charges up C18 through the $100k\Omega$ internal resistor. As the voltage across the capacitor increases, a current source is turned on and this sinks current from pin 32. The current sink on pin 32 can be used to drive

the external AGC circuit by causing a PIN diode to conduct, reducing the signal to the RF amplifier.

RF AGC

The RF AGC is an automatic gain control loop that protects the mixer's RF inputs, Pins 3 and 5, from large out of band RF signals. The loop consists of an RF received signal strength indicator which detect the signal at the inputs of the mixers. This RSSI signal is then used to control the LNA current source (pin 1).

Regulator

The on-chip regulator should be used in conjunction with a suitable PNP transistor to achieve regulation. As the transistor forms part of the regulator feedback loop the transistor should exhibit the following characteristics:

$$H_{FE}>100$$
 for $V_{CE}> = 0.1V$

If no external transistor is used, the maximum current sourcing capability of the regulator is limited to $30\mu A$.

Automatic Frequency Control (Fig. 4)

The Automatic Frequency Control consists of a detection circuit which gives a current output at AFC OP whose magnitude and sign is a function of the difference between the local oscillator (f_{LO}) and carrier frequencies (f_C). This output current is then filtered by an off-chip integrating capacitor. The integrator's output voltage is used to control a voltage control crystal oscillator. This closes the AFC feedback loop giving the automatic frequency control function. For an FSK modulated incoming RF carrier, the AFC OP current's polarity is positive, i.e. current is sourced for $f_{LO} < f_C < f_{LO} + 4kHz$ and negative, i.e. current is sunk, for $f_{LO} > f_C > f_{LO} - 4kHz$. The magnitude of the AFC OP current is a function of frequency offset and the transmitted data's bit stream. If the carrier frequency, (f_C), equals the local oscillator frequency, (f_{LO}) then the magnitude of the current is zero.

BIT RATE FILTER CONTROL

The logic level on pin 26 controls the cutoff frequency of the 1st order bit rate for a given bit rate filter capacitor at pin 27. This allows the cutoff frequency to be changed between $f_{\rm C}$, $2f_{\rm C}$ and $0.43f_{\rm C}$ through the logic level on pin 26. This function is achieved by changing the value of the current in the 4φ detector's output stage. A logic zero (0V to 0.1V) on pin 26 gives a cutoff frequency of $f_{\rm C}$ a logic one (V $_{\rm CC}2-0.3V$ to V $_{\rm CC}2$) gives a cut off frequency of $2f_{\rm C}$ and an open circuit at pin 26 gives a cutoff frequency of $0.43f_{\rm C}$.




Figure 3 - AGC schematic




Figure 4 - AFC schematic

Peak deviation	Baud rate	Component (Fig. 4)					
(kHz)	(bps)	C22	C21	R11			
3.5	512, 1200, 2400	750pF	2·0nF	15kΩ			
4	512, 1200, 2400	560pF	1·5nF	15k Ω			
4⋅5	512, 1200, 2400	510pF	1∙3nF	15kΩ			
5	512, 1200, 2400	470pF	1·2nF	15kΩ			
5.5	512, 1200, 2400	430pF	1·1nF	15kΩ			

Table 2 - AFC defining components




Figure 5 - SL6619 characterisation circuit (see Tables 3 and 4 for component values)

Resi	istors	Сара	acitors	Capacit	ors (cont.)	Inductors		
R1	4·7kΩ	C1	12pF	C18	100nF	L1	56nH	
R2	4·7kΩ	C2	O/C	C19	1nF	T1	30nH 1:1, Coilcraft M1686-A	
R3	2kΩ	C3	220nF	C20	2·2µF		Transistors	
R4	100Ω	C4	1nF	C21	1·5nF		114115151515	
R5	100Ω	C5	1nF	C22	560pF	TR1	Toshiba 2SC5065	
R6	100Ω	C6	1nF	C23	1nF	TR2	Toshiba 2SC5065	
R7	100Ω	C7	1nF	C24	2·2µF	TR3	FMMT589 (Zetex ZTX550)	
R8	430kΩ	C8	3·3pF	C25	100nF			
R9	220k Ω	C9	4·7nF	C26	100nF			
R10	S/C	C10	4·7nF	C27	560pF			
R11	15k Ω	C11	4·7pF	C28	1nF			
R12	$2k\Omega$	C12	5·6pF	C29	1nF			
R13	33 k Ω	C13	1nF	C30	1nF			
R14	180k Ω	C14	1nF	C32	100nF			
R15	430kΩ	C15	1nF	C33	100nF			
R16	220k Ω	C16	1nF	C34	100nF			
R17	220kΩ	C17	2·2μF	VC1	3-10pF			

Table 3 - Component list for 280MHz characterisation board

Resi	istors	Capa	acitors	Capacit	ors (cont.)	Inductors			
R1	4·7kΩ	C1	O/C	C18	100nF	L1	47nH		
R2	4·7kΩ	C2	O/C	C19	1nF	T1	16nH 1:1, Coilcraft Q4123-A		
R3	1·8kΩ	C3	1nF	C20	2·2µF		Transistors		
R4	100Ω	C4	1nF	C21	1·5nF		114115151015		
R5	100Ω	C5	1nF	C22	560pF	TR1	Philips BFT25A		
R6	100Ω	C6	1nF	C23	1nF	TR2	Philips BFT25A		
R7	100Ω	C7	1nF	C24	2·2µF	TR3	FMMT589 (Zetex ZTX550)		
R8	430kΩ	C8	3·3pF	C25	100nF				
R9	220k Ω	C9	4·7nF	C26	100nF				
R10	S/C	C10	4·7nF	C27	560pF				
R11	15k Ω	C11	3·9pF	C28	1nF				
R12	$2k\Omega$	C12	3·3pF	C29	1nF				
R13	$33k\Omega$	C13	1nF	C30	1nF				
R14	180k Ω	C14	1nF	C32	100nF				
R15	430kΩ	C15	1nF	C33	100nF				
R16	220k Ω	C16	1nF	C34	100nF				
R17	220kΩ	C17	2·2µF	VC1	3-10pF				

Table 4 - Component list for 450MHz characterisation board

TYPICAL DC PARAMETERS (FIGS. 6 TO 8)




Figure 6 - Typical $I_{CC}1$ and $I_{CC}2$ v. supply and temperature




Figure 7 - Typical V_{REF} and $V_{\text{REG}}\,\nu.$ supply and temperature




Figure 8 - Typical I_{RF} v. supply and temperature




Figure 9 - Typical battery flag trigger voltage ($V_{BATTFLAG} = V_{CC}/2$) v. supply and temperature

TYPICAL AC PARAMETERS (FIGS. 10 TO 13)




Figure 10 - Typical sensitivity v. supply and temperature




Figure 11 - Typical IP3 and adjacent channel v. supply and temperature




Figure 12 - Typical deviation acceptance v. supply and temperature





Figure 13 - Typical centre frequency acceptance and 1MHz blocking v. supply and temperature



`	<u> IOTE</u>	Z E	Z D	z		С	σ	е	Γ	E1	Ε	D1	D	A2	A1	Α	•	Symbol	
- i	SQ	S			Pin f	0.09 0.20	0.30 0.45	0.80 BSC	0.45 0.75	7.00 BSC	9.00 BSC	7.00 BSC	9.00 BSC	0.95 1.05	0.05 0.15	1.20	MIN MAX	in millimetres	Control Dimensions
	SQUARE	∞	∞	32	eatu	0	0		0		(((0	0				A
)) } -					itures	.004 0.008	.012 0.018	0.031 BSC	.018 0.030	0.276 BSC	0.354 BSC	0.276 BSC	0.354 BSC	.037 0.041	.002 0.006	0.047	MIN MAX	in inches	Altern. Dimensions
)																			

Conforms to JEDEC MS-026 ABA Iss. \bigcirc

Notes:

- Pin 1 indicator may be a corner chamfer, dot or both.
- Controlling dimensions are in millimeters. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
- Dimension D1 and E1 do not include mould protusion.
- Dimension b does not include dambar protusion. Coplanarity, measured at seating plane G, to be 0.10 mm max.

This drawing supersedes 418/ED/51612/001 (Swindon)

APPRD.	DATE	ACN	ISSUE	© Zarlink
	DATE 250ct96 6Jul99 25Mar02	201348	_	© Zarlink Semiconductor 2002 All rights reserved.
	6Ju199	201348 207076 212439	2	· 2002 All rights
	25Mar02	212439	W	reserved.
		SEMICONDUCTOR SEMICONDUCTOR		
		DUCTOR		
		TP / F	Previous package codes	
GPD00233	1 1 0 0 1 1 1	2.0mm Footprint	Package Outline for 32 lead	Package Code ()



For more information about all Zarlink products visit our Web Site at www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE