IDT

256K X 36, 512K X 18
3.3V Synchronous SRAMs
2.5V I/O, Burst Counter
Flow-Through Outputs, Single Cycle Deselect

IDT71V67702
IDT71V67902

Features

- 256K x 36, 512K x 18 memory configurations
- Supports fast access times:
  - 7.5ns up to 117MHz clock frequency
  - 8.0ns up to 100MHz clock frequency
  - 8.5ns up to 87MHz clock frequency
- $\overline{LBO}$ input selects interleaved or linear burst mode
- Self-timed write cycle with global write control ($\overline{GW}$), byte write enable ($\overline{BWE}$), and byte writes ($\overline{BW}$x)
- 3.3V core power supply
- Power down controlled by ZZ input
- 2.5V I/O supply (V_{DDQ})
- Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA).

Description

The IDT71V67702/7902 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71V67702/7902 SRAMs contain write, data, address and control registers. There are no registers in the data output path (flow-through architecture). Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71V67702/7902 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will flow-through from the array after a clock-to-data access time delay from the rising clock edge of the same cycle. If burst mode operation is selected ($\overline{ADV}$=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the $\overline{LBO}$ input pin.

The IDT71V67702/7902 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

A_0-A_{18}	Address Inputs	Input	Synchronous
$\overline{CE}$	Chip Enable	Input	Synchronous
CS_0, $\overline{CS_1}$	Chip Selects	Input	Synchronous
$\overline{OE}$	Output Enable	Input	Asynchronous
$\overline{GW}$	Global Write Enable	Input	Synchronous
$\overline{BWE}$	Byte Write Enable	Input	Synchronous
$\overline{BW_1}$, $\overline{BW_2}$, $\overline{BW_3}$, $\overline{BW_4}^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
$\overline{ADV}$	Burst Address Advance	Input	Synchronous
$\overline{ADSC}$	Address Status (Cache Controller)	Input	Synchronous
$\overline{ADSP}$	Address Status (Processor)	Input	Synchronous
$\overline{LBO}$	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O_0-I/O_{31}, I/O_{P1}-I/O_{P4}	Data Input / Output	I/O	Synchronous
V_{DD}, V_{DDQ}	Core Power, I/O Power	Supply	N/A
V_{SS}	Ground	Supply	N/A

5317 tbl 01

NOTE:

1. $\overline{BW_3}$ and $\overline{BW_4}$ are not applicable for the IDT71V67902.

DECEMBER 2003

1

DSC-5317/08

Pin Definitions[1]

Symbol	Pin Function	I/O	Active	Description
A_0-A_{18}	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combi-nation of the rising edge of CLK and $\overline{ADSC}$ Low or $\overline{ADSP}$ Low and $\overline{CE}$ Low.
$\overline{ADSC}$	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{ADSC}$ is an active LOW input that is used to load the address registers with new addresses.
$\overline{ADSP}$	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{ADSP}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{ADSP}$ is gated by $\overline{CE}$.
$\overline{ADV}$	Burst Address Advance	I	LOW	Synchronous Address Advance. $\overline{ADV}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
$\overline{BWE}$	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_1$-$\overline{BW}_4$. If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BW}x$ inputs are passed to the next stage in the circuit. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
$\overline{BW}_1$-$\overline{BW}_4$	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. $\overline{BW}_1$ controls I/O$_{0-7}$, I/O$_{P1}$, $\overline{BW}_2$ controls I/O$_{8-15}$, I/O$_{P2}$, etc. Any active byte write causes all outputs to be disabled.
$\overline{CE}$	Chip Enable	I	LOW	Synchronous chip enable. $\overline{CE}$ is used with CS0 and $\overline{CS}_1$ to enable the IDT71V67702/7902. $\overline{CE}$ also gates $\overline{ADSP}$.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CS0 is used with $\overline{CE}$ and $\overline{CS}_1$ to enable the chip.
$\overline{CS}_1$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS}_1$ is used with $\overline{CE}$ and CS0 to enable the chip.
$\overline{GW}$	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. $\overline{GW}$ supersedes individual byte write enables.
I/O$_0$-I/O$_{31}$ I/O$_{P1}$-I/O$_{P4}$	Data Input/Output	I/O	N/A	Synchronous data input/output (I/O) pins. The data input path is registered, triggered by the rising edge of CLK. The data output path is flow-through (no output register).
$\overline{LBO}$	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{LBO}$ is HIGH, the inter-leaved burst sequence is selected. When $\overline{LBO}$ is LOW the Linear burst sequence is selected. $\overline{LBO}$ is a static input and must not change state while the device is operating.
$\overline{OE}$	Output Enable	I	LOW	Asynchronous output enable. When $\overline{OE}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{OE}$ is HIGH the I/O pins are in a high-impedance state.
V$_{DD}$	Power Supply	N/A	N/A	3.3V core power supply.
V$_{DDQ}$	Power Supply	N/A	N/A	2.5V I/O Supply.
V$_{SS}$	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	1	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71V67702/7902 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE: 5317t tbl 02
1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram

5317 drw 01

Absolute Maximum Ratings[1]

Symbol	Rating	Commercial	Unit
V_{TERM}[2]	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
V_{TERM}[3,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD}	V
V_{TERM}[4,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DD} +0.5	V
V_{TERM}[5,6]	Terminal Voltage with Respect to GND	-0.5 to V_{DDQ} +0.5	V
T_A[7]	Commercial	-0 to +70	ºC
	Industrial	-40 to +85	ºC
T_{BIAS}	Temperature Under Bias	-55 to +125	ºC
T_{STG}	Storage Temperature	-55 to +125	ºC
P_T	Power Dissipation	2.0	W
I_{OUT}	DC Output Current	50	mA

5317 tbl 03

NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{DD} terminals only.
3. V_{DDQ} terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed V_{DDQ} during power supply ramp up.
7. T_A is the "instant on" case temperature.

Recommended Operating Temperature Supply Voltage

Grade	Temperature[1]	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	2.5V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	2.5V±5%

5317 tbl 04

NOTE:
1. T_A is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{DD}	Core Supply Voltage	3.135	3.3	3.465	V
V_{DDQ}	I/O Supply Voltage	2.375	2.5	2.625	V
V_{SS}	Ground	0	0	0	V
V_{IH}	Input High Voltage - Inputs	1.7	—	V_{DD} +0.3	V
V_{IH}	Input High Voltage - I/O	1.7	—	V_{DDQ} +0.3	V
V_{IL}	Input Low Voltage	-0.3[1]	—	0.7	V

5317 tbl 06

NOTE:
1. V_{IL} (min) = -1.0V for pulse width less than $t_{CYC/2}$, once per cycle.

100-Pin TQFP Capacitance
(T_A = +25° C, f = 1.0MHz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	5	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

5317 tbl 07

119 BGA Capacitance
(T_A = +25° C, f = 1.0MHz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	7	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

5317 tbl 07a

NOTE:
1. This parameter is guaranteed by device characterization, but not production tested.

165 fBGA Capacitance
(T_A = +25° C, f = 1.0MHz)

Symbol	Parameter[1]	Conditions	Max.	Unit
C_{IN}	Input Capacitance	V_{IN} = 3dV	7	pF
$C_{I/O}$	I/O Capacitance	V_{OUT} = 3dV	7	pF

5317 tbl 07b

IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous
SRAMs with 2.5V I/O, Flow-Through Outputs, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

Pin Configuration – 256K x 36, 100-Pin TQFP

Top pins (100–81): A6, A7, $\overline{CE}$, $\overline{CS_0}$, $\overline{BW_4}$, $\overline{BW_3}$, $\overline{BW_2}$, $\overline{BW_1}$, $\overline{CS_1}$, VDD, VSS, CLK, $\overline{GW}$, $\overline{BWE}$, $\overline{OE}$, $\overline{ADSC}$, $\overline{ADSP}$, $\overline{ADV}$, A8, A9

Left pins (1–30):
- 1 — I/OP3
- 2 — I/O16
- 3 — I/O17
- 4 — VDDQ
- 5 — VSS
- 6 — I/O18
- 7 — I/O19
- 8 — I/O20
- 9 — I/O21
- 10 — VSS
- 11 — VDDQ
- 12 — I/O22
- 13 — I/O23
- 14 — VSS(1)
- 15 — VDD
- 16 — NC
- 17 — VSS
- 18 — I/O24
- 19 — I/O25
- 20 — VDDQ
- 21 — VSS
- 22 — I/O26
- 23 — I/O27
- 24 — I/O28
- 25 — I/O29
- 26 — VSS
- 27 — VDDQ
- 28 — I/O30
- 29 — I/O31
- 30 — I/OP4

Right pins (80–51):
- 80 — I/OP2
- 79 — I/O15
- 78 — I/O14
- 77 — VDDQ
- 76 — VSS
- 75 — I/O13
- 74 — I/O12
- 73 — I/O11
- 72 — I/O10
- 71 — VSS
- 70 — VDDQ
- 69 — I/O9
- 68 — I/O8
- 67 — VSS
- 66 — NC
- 65 — VDD
- 64 — ZZ(2)
- 63 — I/O7
- 62 — I/O6
- 61 — VDDQ
- 60 — VSS
- 59 — I/O5
- 58 — I/O4
- 57 — I/O3
- 56 — I/O2
- 55 — VSS
- 54 — VDDQ
- 53 — I/O1
- 52 — I/O0
- 51 — I/OP1

Bottom pins (31–50): $\overline{LBO}$, A5, A4, A3, A2, A1, A0, NC, NC, VSS, VDD, NC, A17, A10, A11, A12, A13, A14, A15, A16

5317 drw 02a

Top View

NOTES:
1. Pin 14 does not have to be directly connected to VSS as long as the input voltage is $\leq V_{IL}$.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMs with 2.5V I/O, Flow-Through Outputs, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

Pin Configuration – 512K x 18, 100-Pin TQFP

Top pins (left to right, 100–81): A_6, A_7, $\overline{CE}$, $\overline{CS_0}$, NC, NC, $\overline{BW_2}$, $\overline{BW_1}$, $\overline{CS_1}$, V_{DD}, V_{SS}, CLK, $\overline{GW}$, $\overline{BWE}$, $\overline{OE}$, $\overline{ADSC}$, $\overline{ADSP}$, $\overline{ADV}$, A_8, A_9

Left pins (1–30):
Pin	Signal
1	NC
2	NC
3	NC
4	V_{DDQ}
5	V_{SS}
6	NC
7	NC
8	I/O_8
9	I/O_9
10	V_{SS}
11	V_{DDQ}
12	I/O_{10}
13	I/O_{11}
14	$V_{SS}(1)$
15	V_{DD}
16	NC
17	V_{SS}
18	I/O_{12}
19	I/O_{13}
20	V_{DDQ}
21	V_{SS}
22	I/O_{14}
23	I/O_{15}
24	I/O_{P2}
25	NC
26	V_{SS}
27	V_{DDQ}
28	NC
29	NC
30	NC

Right pins (80–51):
Pin	Signal
80	A_{10}
79	NC
78	NC
77	V_{DDQ}
76	V_{SS}
75	NC
74	I/O_{P1}
73	I/O_7
72	I/O_6
71	V_{SS}
70	V_{DDQ}
69	I/O_5
68	I/O_4
67	V_{SS}
66	NC
65	V_{DD}
64	$ZZ(2)$
63	I/O_3
62	I/O_2
61	V_{DDQ}
60	V_{SS}
59	I/O_1
58	I/O_0
57	NC
56	NC
55	V_{SS}
54	V_{DDQ}
53	NC
52	NC
51	NC

Bottom pins (left to right, 31–50): $\overline{LBO}$, A_5, A_4, A_3, A_2, A_1, A_0, NC, NC, V_{SS}, V_{DD}, NC, A_{18}, A_{11}, A_{12}, A_{13}, A_{14}, A_{15}, A_{16}, A_{17}

5317 drw 02b

Top View

NOTES:
1. Pin 14 does not have to be directly connected to V_{SS} as long as the input voltage is $\leq V_{IL}$.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 36, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0[4]	A3	ADSC	A9	A17	NC
C	NC	A7	A2	VDD	A12	A15	NC
D	I/O16	I/OP3	VSS	NC	VSS	I/OP2	I/O15
E	I/O17	I/O18	VSS	CE	VSS	I/O13	I/O14
F	VDDQ	I/O19	VSS	OE	VSS	I/O12	VDDQ
G	I/O20	I/O21	BW3	ADV	BW2	I/O11	I/O10
H	I/O22	I/O23	VSS	GW	VSS	I/O9	I/O8
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	I/O24	I/O26	VSS	CLK	VSS	I/O6	I/O7
L	I/O25	I/O27	BW4	NC	BW1	I/O4	I/O5
M	VDDQ	I/O28	VSS	BWE	VSS	I/O3	VDDQ
N	I/O29	I/O30	VSS	A1	VSS	I/O2	I/O1
P	I/O31	I/OP4	VSS	A0	VSS	I/OP1	I/O0
R	NC	A5	LBO	VDD	VSS[1]	A13	NC
T	NC	NC	A10	A11	A14	NC	ZZ[2]
U	VDDQ	DNU[3]	DNU[3]	DNU[3]	DNU[3]	DNU[3]	VDDQ

5317 drw 02c

Top View

Pin Configuration – 512K x 18, 119 BGA

	1	2	3	4	5	6	7
A	VDDQ	A6	A4	ADSP	A8	A16	VDDQ
B	NC	CS0[4]	A3	ADSC	A9	A18	NC
C	NC	A7	A2	VDD	A13	A17	NC
D	I/O8	NC	VSS	NC	VSS	I/OP1	NC
E	NC	I/O9	VSS	CE	VSS	NC	I/O7
F	VDDQ	NC	VSS	OE	VSS	I/O6	VDDQ
G	NC	I/O10	BW2	ADV	VSS	NC	I/O5
H	I/O11	NC	VSS	GW	VSS	I/O4	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	I/O12	VSS	CLK	VSS	NC	I/O3
L	I/O13	NC	VSS	NC	BW1	I/O2	NC
M	VDDQ	I/O14	VSS	BWE	VSS	NC	VDDQ
N	I/O15	NC	VSS	A1	VSS	I/O1	NC
P	NC	I/OP2	VSS	A0	VSS	NC	I/O0
R	NC	A5	LBO	VDD	VSS[1]	A12	NC
T	NC	A10	A15	NC	A14	A11	ZZ[2]
U	VDDQ	DNU[3]	DNU[3]	DNU[3]	DNU[3]	DNU[3]	VDDQ

5317 drw 02d

Top View

NOTES:
1. R5 does not have to be directly connected to Vss as long as the input voltage is $\leq V_{IL}$.
2. T7 can be left unconnected and the device will always remain in active mode.
3. DNU= Do not use; these signals can either be left unconnected or tied to Vss.
4. On future 18M device CS$_0$ will be removed, B2 will be used for address expansion.

Pin Configuration – 256K x 36, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC[3]	A7	$\overline{CE}$	$\overline{BW}_3$	$\overline{BW}_2$	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A8	NC
B	NC	A6	CS0	$\overline{BW}_4$	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC[3]
C	I/OP3	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP2
D	I/O17	I/O16	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O15	I/O14
E	I/O19	I/O18	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O13	I/O12
F	I/O21	I/O20	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O11	I/O10
G	I/O23	I/O22	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O9	I/O8
H	VSS[1]	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ[2]
J	I/O25	I/O24	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O7	I/O6
K	I/O27	I/O26	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O5	I/O4
L	I/O29	I/O28	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	I/O2
M	I/O31	I/O30	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	I/O0
N	I/OP4	NC	VDDQ	VSS	NC	NC[3]	NC	VSS	VDDQ	NC	I/OP1
P	NC	NC[3]	A5	A2	DNU[4]	A1	DNU[4]	A10	A13	A14	A17
R	$\overline{LBO}$	NC[3]	A4	A3	DNU[4]	A0	DNU[4]	A11	A12	A15	A16

5317 tbl 17a

Pin Configuration – 512K x 18, 165 fBGA

	1	2	3	4	5	6	7	8	9	10	11
A	NC[3]	A7	$\overline{CE}$	$\overline{BW}_2$	NC	$\overline{CS}_1$	$\overline{BWE}$	$\overline{ADSC}$	$\overline{ADV}$	A8	A10
B	NC	A6	CS0	NC	$\overline{BW}_1$	CLK	$\overline{GW}$	$\overline{OE}$	$\overline{ADSP}$	A9	NC[3]
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	I/OP1
D	NC	I/O8	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O7
E	NC	I/O9	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O6
F	NC	I/O10	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O5
G	NC	I/O11	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	I/O4
H	VSS[1]	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ[2]
J	I/O12	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O3	NC
K	I/O13	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O2	NC
L	I/O14	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O1	NC
M	I/O15	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	I/O0	NC
N	I/OP2	NC	VDDQ	VSS	NC	NC[3]	NC	VSS	VDDQ	NC	NC
P	NC	NC[3]	A5	A2	DNU[4]	A1	DNU[4]	A11	A14	A15	A18
R	$\overline{LBO}$	NC[3]	A4	A3	DNU[4]	A0	DNU[4]	A12	A13	A16	A17

5317 tbl 17b

NOTES:
1. H1 does not have to be directly connected to VSS, as long as the input voltage is $\leq$ VIL.
2. H11 can be left unconnected and the device will always remain in active mode.
3. Pin N6, B11, A1, R2 and P2 are reserved for 18M, 36M, 72M, and 144M and 288M respectively.
4. DNU= Do not use; these signals can either be left unconnected or tied to Vss.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (V_{DD} = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
$|I_{LI}|$	Input Leakage Current	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	5	μA
$|I_{LI}|$	$\overline{LBO}$ Input Leakage Current[1]	V_{DD} = Max., V_{IN} = 0V to V_{DD}	—	30	μA
$|I_{LO}|$	Output Leakage Current	V_{OUT} = 0V to V_{CC}	—	5	μA
V_{OL}	Output Low Voltage	I_{OL} = +6mA, V_{DD} = Min.	—	0.4	V
V_{OH}	Output High Voltage	I_{OH} = -6mA, V_{DD} = Min.	2.0	—	V

5317 tbl 08

NOTE:
1. The $\overline{LBO}$ pin will be internally pulled to V_{DD} if it is not actively driven in the application and the ZZ in will be internally pulled to V_{SS} if not actively driven.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range [1]

Symbol	Parameter	Test Conditions	7.5ns Com'l	7.5ns Ind	8ns Com'l	8ns Ind	8.5ns Com'l	8.5ns Ind	Unit
I_{DD}	Operating Power Supply Current	Device Selected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$, f = f$_{MAX}$[2]	265	285	210	230	190	210	mA
I_{SB1}	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = 0[2,3]	50	70	50	70	50	70	mA
I_{SB2}	Clock Running Power Supply Current	Device Deselected, Outputs Open, V_{DD} = Max., V_{DDQ} = Max., $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$, f = f$_{MAX}$[2,3]	145	165	140	160	135	155	mA
I_{ZZ}	Full Sleep Mode Supply Current	ZZ $\geq V_{HD}$, V_{DD} = Max.	50	70	50	70	50	70	mA

5317 tbl 09

NOTES:
1. All values are maximum guaranteed values.
2. At f = f$_{MAX}$, inputs are cycling at the maximum frequency of read cycles of 1/t_{CYC} while $\overline{ADSC}$ = LOW; f=0 means no input lines are changing.
3. For I/Os V_{HD} = V_{DDQ} - 0.2V, V_{LD} = 0.2V. For other inputs V_{HD} = V_{DD} - 0.2V, V_{LD} = 0.2V.

AC Test Conditions
(V_{DDQ} = 2.5V)

Input Pulse Levels	0 to 2.5V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	(V_{DDQ}/2)
Output Timing Reference Levels	(V_{DDQ}/2)
AC Test Load	See Figure 1

5317 tbl 10

AC Test Load

5317 drw 03

Figure 1. AC Test Load

5317 drw 05

Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table [1,3]

| Operation	Address Used	$\overline{CE}$	CS_0	$\overline{CS_1}$	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{GW}$	$\overline{BWE}$	$\overline{BWx}$	$\overline{OE}$ [2]	CLK	I/O
Deselected Cycle, Power Down	None	H	X	X	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	L	X	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	X	H	X	L	X	X	X	X	X	↑	HI-Z
Deselected Cycle, Power Down	None	L	L	X	X	L	X	X	X	X	X	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	L	↑	D_{OUT}
Read Cycle, Begin Burst	External	L	H	L	L	X	X	X	X	X	H	↑	HI-Z
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	H	X	L	↑	D_{OUT}
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	L	↑	D_{OUT}
Read Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	H	H	↑	HI-Z
Write Cycle, Begin Burst	External	L	H	L	H	L	X	H	L	L	X	↑	D_{IN}
Write Cycle, Begin Burst	External	L	H	L	H	L	X	L	X	X	X	↑	D_{IN}
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	L	↑	D_{OUT}
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	L	↑	D_{OUT}
Read Cycle, Continue Burst	Next	X	X	X	H	H	L	H	X	H	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	L	↑	D_{OUT}
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	H	X	H	↑	HI-Z
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	L	↑	D_{OUT}
Read Cycle, Continue Burst	Next	H	X	X	X	H	L	H	X	H	H	↑	HI-Z
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	H	L	L	X	↑	D_{IN}
Write Cycle, Continue Burst	Next	X	X	X	H	H	L	L	X	X	X	↑	D_{IN}
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	H	L	L	X	↑	D_{IN}
Write Cycle, Continue Burst	Next	H	X	X	X	H	L	L	X	X	X	↑	D_{IN}
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	L	↑	D_{OUT}
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	L	↑	D_{OUT}
Read Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	X	H	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	L	↑	D_{OUT}
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	H	X	H	↑	HI-Z
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	L	↑	D_{OUT}
Read Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	X	H	H	↑	HI-Z
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	H	L	L	X	↑	D_{IN}
Write Cycle, Suspend Burst	Current	X	X	X	H	H	H	L	X	X	X	↑	D_{IN}
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	H	L	L	X	↑	D_{IN}
Write Cycle, Suspend Burst	Current	H	X	X	X	H	H	L	X	X	X	↑	D_{IN}

5317 tbl 11

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. $\overline{OE}$ is an asynchronous input.
3. ZZ - low for the table.

Synchronous Write Function Truth Table [1, 2]

Operation	$\overline{GW}$	$\overline{BWE}$	$\overline{BW}_1$	$\overline{BW}_2$	$\overline{BW}_3$	$\overline{BW}_4$
Read	H	H	X	X	X	X
Read	H	L	H	H	H	H
Write all Bytes	L	X	X	X	X	X
Write all Bytes	H	L	L	L	L	L
Write Byte 1[3]	H	L	L	H	H	H
Write Byte 2[3]	H	L	H	L	H	H
Write Byte 3[3]	H	L	H	H	L	H
Write Byte 4[3]	H	L	H	H	H	L

5317 tbl 12

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. $\overline{BW}_3$ and $\overline{BW}_4$ are not applicable for the IDT71V67902.
3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table [1]

Operation[2]	$\overline{OE}$	ZZ	I/O Status	Power
Read	L	L	Data Out	Active
Read	H	L	High-Z	Active
Write	X	L	High-Z – Data In	Active
Deselected	X	L	High-Z	Standby
Sleep Mode	X	H	High-Z	Sleep

5317 tbl 13

NOTES:
1. L = V_{IL}, H = V_{IH}, X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst Sequence Table ($\overline{LBO}$=V$_{DD}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	1	0	0	1	0	0

5317 tbl 14

NOTE:
1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table ($\overline{LBO}$=V$_{SS}$)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address[1]	1	1	0	0	0	1	1	0

5317 tbl 15

NOTE:
1. Upon completion of the Burst sequence the counter wraps around to its initial state.

AC Electrical Characteristics

### (V$_{DD}$ = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	7.5ns		8ns		8.5ns		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Clock Parameter								
t$_{CYC}$	Clock Cycle Time	8.5	—	10	—	11.5	—	ns
t$_{CH}$[1]	Clock High Pulse Width	3	—	4	—	4.5	—	ns
t$_{CL}$[1]	Clock Low Pulse Width	3	—	4	—	4.5	—	ns
Output Parameters								
t$_{CD}$	Clock High to Valid Data	—	7.5	—	8	—	8.5	ns
t$_{CDC}$	Clock High to Data Change	2	—	2	—	2	—	ns
t$_{CLZ}$[2]	Clock High to Output Active	0	—	0	—	0	—	ns
t$_{CHZ}$[2]	Clock High to Data High-Z	2	3.5	2	3.5	2	3.5	ns
t$_{OE}$	Output Enable Access Time	—	3.5	—	3.5	—	3.5	ns
t$_{OLZ}$[2]	Output Enable Low to Output Active	0	—	0	—	0	—	ns
t$_{OHZ}$[2]	Output Enable High to Output High-Z	—	3.5	—	3.5	—	3.5	ns
Set Up Times								
t$_{SA}$	Address Setup Time	1.5	—	2	—	2	—	ns
t$_{SS}$	Address Status Setup Time	1.5	—	2	—	2	—	ns
t$_{SD}$	Data In Setup Time	1.5	—	2	—	2	—	ns
t$_{SW}$	Write Setup Time	1.5	—	2	—	2	—	ns
t$_{SAV}$	Address Advance Setup Time	1.5	—	2	—	2	—	ns
t$_{SC}$	Chip Enable/Select Setup Time	1.5	—	2	—	2	—	ns
Hold Times								
t$_{HA}$	Address Hold Time	0.5	—	0.5	—	0.5	—	ns
t$_{HS}$	Address Status Hold Time	0.5	—	0.5	—	0.5	—	ns
t$_{HD}$	Data In Hold Time	0.5	—	0.5	—	0.5	—	ns
t$_{HW}$	Write Hold Time	0.5	—	0.5	—	0.5	—	ns
t$_{HAV}$	Address Advance Hold Time	0.5	—	0.5	—	0.5	—	ns
t$_{HC}$	Chip Enable/Select Hold Time	0.5	—	0.5	—	0.5	—	ns
Sleep Mode and Configuration Parameters								
t$_{ZZPW}$	ZZ Pulse Width	100	—	100	—	100	—	ns
t$_{ZZR}$[3]	ZZ Recovery Time	100	—	100	—	100	—	ns
t$_{CFG}$[4]	Configuration Set-up Time	34	—	40	—	50	—	ns

5317 tbl 16

NOTES:
1. Measured as HIGH above V$_{IH}$ and LOW below V$_{IL}$.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t$_{CFG}$ is the minimum time required to configure the device based on the $\overline{LBO}$ input. $\overline{LBO}$ is a static input and must not change during normal operation.

Timing Waveform of Flow-Through Read Cycle [1,2]

5317 drw 06

CLK

ADSP

ADSC

ADDRESS

GW, BWE, BWx

CE, CS1 (Note 3)

ADV

OE

DATAout

tCYC
tCH
tCL
tSS
tHS

tSA
tHA
Ax
Ay
(1)

tSW
tHW

tSC
tHC

tSAV
tHAV

ADV HIGH suspends burst

(Burst wraps around to its initial state)

tOE
tOHZ
tOLZ
tCD
tCDC
tCHZ

O1(Ax)
O1(Ay)
O2(Ay)
O3(Ay)
O4(Ay)
O1(Ay)
O2(Ay)

Output Disabled
Flow-through Read
Burst Flow-through Read

NOTES:
1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address Ay; O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMs with 2.5V I/O, Flow-Through Outputs, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

Timing Waveform of Combined Flow-Through Read and Write Cycles [1,2,3]

5317 drw 07

CLK

ADSP

ADDRESS

GW

ADV

OE

DATAin

DATAout

tSS, tHS, (2), tSA, tHA, Ax, tCYC, tCH, tCL, Ay, tSW, Az, tHW, tOE, tCD, tCLZ, tOHZ, O1(Ax), tSD, tHD, I1(Ay), tOLZ, tCDC, tCD, O1(Az), O2(Az), O3(Az), O4(Az)

Single Read — Write — Flow-through Burst Read

NOTES:
1. Device is selected through entire cycle: $\overline{CE}$ and $\overline{CS}_1$ are LOW, CS0 is HIGH.
2. ZZ input is LOW and $\overline{LBO}$ is Don't Care for this cycle.
3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Ay; O1 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{LBO}$ input.

IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMs with 2.5V I/O, Flow-Through Outputs, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

Timing Waveform of Write Cycle No. 1 - $\overline{\text{GW}}$ Controlled [1,2,3]

5317 drw 08

NOTES:
1. ZZ input is LOW, $\overline{\text{BWE}}$ is HIGH and $\overline{\text{LBO}}$ is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the $\overline{\text{LBO}}$ input. In the case of input I2 (Ay) this data is valid for two cycles because $\overline{\text{ADV}}$ is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ signals. For example, when $\overline{\text{CE}}$ and $\overline{\text{CS1}}$ are LOW on this waveform, CS0 is HIGH.

15

Timing Waveform of Write Cycle No. 2 - Byte Controlled [1,2,3]

5317 drw 09

Signals (left labels): CLK, ADSP, ADSC, ADDRESS, BWE, BWx, CE, CS₁ (Note 3), ADV, OE, DATAin, DATAout

NOTES:
1. ZZ input is LOW, GW is HIGH and LBO is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.
   In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH.

Timing Waveform of Sleep (ZZ) and Power-Down Modes [1,2,3]

5317 drw 13

NOTES:
1. Device must power up in deselected Mode.
2. $\overline{LBO}$ is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS0 timing transitions are identical but inverted to the $\overline{CE}$ and $\overline{CS1}$ signaals. For example, when $\overline{CE}$ and CS1 are LOW on this waveform, CS0 is HIGH.

Non-Burst Read Cycle Timing Waveform

CLK

ADSP

ADSC

ADDRESS   Av   Aw   Ax   Ay   Az

GW , BW E, BW x

CE, CS1

CS0

O E

DATAout   (Av)   (Aw)   (Ax)   (Ay)

5317 drw 10

NOTES:
1. ZZ input is LOW, $\overline{ADV}$ is HIGH and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, $\overline{ADSP}$ and $\overline{ADSC}$ function identically and are therefore interchangable.

Non-Burst Write Cycle Timing Waveform

CLK

ADSP

ADSC

ADDRESS   Av   Aw   Ax   Ay   Az

GW

CE, CS1

CS0

DATAin   (Av)   (Aw)   (Ax)   (Ay)   (Az)

5317 drw 11

NOTES:
1. ZZ input is LOW, $\overline{ADV}$ and $\overline{OE}$ are HIGH, and $\overline{LBO}$ is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only $\overline{GW}$ writes are shown, the functionality of $\overline{BWE}$ and $\overline{BWx}$ together is the same as $\overline{GW}$.
4. For write cycles, $\overline{ADSP}$ and $\overline{ADSC}$ have different limitations.

100-Pin Thin Plastic Quad Flatpack (TQFP) Package Diagram Outline

EVEN LEAD SIDES   ODD LEAD SIDES

DETAIL A

DETAIL B

DETAIL C

SEE DETAIL A

SEE DETAIL B

SEE DETAIL C

SEATING PLANE

GAGE PLANE

WITH PLATING

BASE METAL

REVISIONS

DCN	REV	DESCRIPTION	DATE	APPROVED

TOLERANCES UNLESS SPECIFIED
DECIMAL   ANGULAR
.XX±
.XXX±
.XXXX±

Integrated Device Technology, Inc.
2975 Stender Way, Santa Clara, CA 95054
PHONE: (408) 727-6116
FAX: (408) 492-8674 TWX: 910-338-2070

APPROVALS DATE
DRAWN AA 08/09/94
CHECKED

TITLE: PK PACKAGE OUTLINE
14.0 X 20.0 X 1.4 mm TQFP
1.00/.10 FORM

SIZE C DRAWING No. PSC-4045 REV

DO NOT SCALE DRAWING SHEET 1 OF 2

LAND PATTERN DIMENSIONS

SYMBOL	JEDEC VARIATION DJ			NOTE
	MIN	NOM	MAX	
A	–	–	1.60	
A1	.05	.10	.15	
A2	1.35	1.40	1.45	
D	22.00 BSC			4
D1	20.00 BSC			5,2
E	16.00 BSC			4
E1	14.00 BSC			5,2
N	100			
ND	30			
NE	20			
e	.65 BSC			
b	.22	.32	.38	7
b1	.22	.30	.33	
ccc	–	–	.10	
ddd	–	–	.13	

NOTES:

1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

2 TOP PACKAGE MAY BE SMALLER THAN BOTTOM PACKAGE BY .15 mm

3 DATUMS A-B AND -D- TO BE DETERMINED AT DATUM PLANE -H-

4 DIMENSIONS D AND E ARE TO BE DETERMINED AT SEATING PLANE -C-

5 DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS .25 mm PER SIDE. D1 AND E1 ARE MAXIMUM BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH

6 DETAILS OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED

7 DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .08 mm IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

8 EXACT SHAPE OF EACH CORNER IS OPTIONAL

9 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .10 AND .25 mm FROM THE LEAD TIP

10 ALL DIMENSIONS ARE IN MILLIMETERS

11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION DJ AND BX

	MIN	MAX
P	22.80	23.00
P1	19.80	20.00
P2	18.85 BSC	
Q	16.80	17.00
Q1	13.80	14.00
Q2	12.35 BSC	
X	.30	.50
e	.65 BSC	
N	100	

REVISIONS

DCN	REV	DESCRIPTION	DATE	APPROVED

TOLERANCES UNLESS SPECIFIED
DECIMAL   ANGULAR
.XX±
.XXX±
.XXXX±

Integrated Device Technology, Inc.
2975 Stender Way, Santa Clara, CA 95054
PHONE: (408) 727-6116
FAX: (408) 492-8674 TWX: 910-338-2070

APPROVALS DATE
DRAWN AA 08/09/94
CHECKED

TITLE: PK PACKAGE OUTLINE
14.0 X 20.0 X 1.4 mm TQFP
1.00/.10 FORM

SIZE C DRAWING No. PSC-4045 REV

DO NOT SCALE DRAWING SHEET 2 OF 2

119 Ball Grid Array (BGA) Package Diagram Outline

(119 BALL SHOWN)

REVISIONS

DCN	REV	DESCRIPTION	DATE	APPROVED
60626	00	INITIAL RELEASE	10/16/97	T. VU
	01	SWITCH E & D DIMENSIONS	04/25/00	

TITLE: BG PACKAGE OUTLINE 14.0 X 22.0 mm BODY PBGA
SIZE C   DRAWING No. PSC-4063   REV 01
Integrated Device Technology, Inc.
DO NOT SCALE DRAWING   SHEET 1 OF 2

(119 BALL)

REVISIONS

DCN	REV	DESCRIPTION	DATE	APPROVED
60626	00	INITIAL RELEASE	10/16/97	T. VU
	01	SWITCH E & D DIMENSIONS	04/25/00	T. VU
	02	CHANGE PACKAGE THICKNESS	08/05/00	

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

2. SEATING PLANE AND PRIMARY DATUM -C- ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS

3. "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION
   "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION
   "N" IS THE MAXIMUM ALLOWABLE NUMBER OF SOLDER BALLS

4. PACKAGE MAY EXTEND TO EDGE PERIPHERY AND MAY CONSIST OF MOLDING COMPOUND, EPOXY, METAL, CERAMIC OR OTHER MATERIAL

5. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM -C-

6. "A1" ID CORNER MUST BE IDENTIFIED. IDENTIFICATION MAY BE BY MEANS OF CHAMFER, METALIZED OR INK MARK, INDENTATION OR OTHER FEATURE OF THE PACKAGE BODY. MARK MUST BE VISIBLE FROM TOP SURFACE

7. ACTUAL SHAPE OF THIS FEATURE IS OPTIONAL

8. ALL DIMENSIONS ARE IN MILLIMETERS

9. THIS DRAWING CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-028, VARIATION AA

SYMBOL	JEDEC VARIATION AA			NOTE
	MIN	NOM	MAX	
A	–	2.15	2.36	
A1	.50	.60	.70	
A2	–	–	1.20	
D	22.00 BSC			
D1	20.32 BSC			
E	14.00 BSC			
E1	7.62 BSC			
MD	17			3
ME	7			3
N	119			3
e	1.27 BSC			
b	.60	.75	.90	5
c	.51	.56	.61	
aaa	–	–	.15	
bbb	–	–	.25	
ccc	–	–	.35	
ddd	–	–	.30	
eee	–	–	.10	

TITLE: BG PACKAGE OUTLINE 14.0 X 22.0 mm BODY PBGA
SIZE C   DRAWING No. PSC-4063   REV 02
Integrated Device Technology, Inc.
DO NOT SCALE DRAWING   SHEET 2 OF 2

IDT71V67702, IDT71V67902, 256K x 36, 512K x 18, 3.3V Synchronous SRAMs with 2.5V I/O, Flow-Through Outputs, Single Cycle Deselect

Commercial and Industrial Temperature Ranges

165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline

(165 BALL SHOWN)

BQ PACKAGE OUTLINE
13.0 X 15.0 mm BODY
FPBGA
DRAWING No. PSC-4086 REV 00
SHEET 1 OF 2

(165 BALL)

NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ASME Y14.5M-1994

2. "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH

3. "M" REPRESENTS THE MAXIMUM SOLDER BALL MATRIX SIZE

4. "N" REPRESENTS THE BALLCOUNT NUMBER

5. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM -C-

6. SEATING PLANE AND PRIMARY DATUM -C- ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS

7. "A1" ID CORNER MUST BE IDENTIFIED BY CHAMFER, INK MARK, METALLIZED MARKING, INDENTATION OR OTHER FEATURE ON PACKAGE BODY

8. IF "A1" ID CORNER IS ON PACKAGE BODY, IT MUST BE LOCATED WITHIN THE ZONE INDICATED

9. ALL DIMENSIONS ARE IN MILLIMETERS

SYMBOL	JEDEC VARIATION NOT YET REGISTERED			NOTE
	MIN	NOM	MAX	
A	–	–	1.20	
A1	.30	.35	.40	
A2	.78	.85	.92	
D	15.00 BSC			
E	13.00 BSC			
M	11 X 15			3
N	165			4
e	1.00 BSC			
b	.35	.45	.50	5
CENTER BALL MATRIX	N/A			

BQ PACKAGE OUTLINE
13.0 X 15.0 mm BODY
FPBGA
DRAWING No. PSC-4086 REV 00
SHEET 2 OF 2

Ordering Information

```
IDT    XXX      S      X      XX        XX
       Device  Power  Speed  Package  Process/Temp
       Type                           Range
```

Blank — Commercial (0°C to +70°C)
I — Industrial (-40°C to +85°C)

PF — 100-Pin Plastic Thin Quad Flatpack (TQFP)
BG — 119 Ball Grid Array (BGA)
BQ — 165 Fine Pitch Ball Grid Array (fBGA)

75
80 — Access Time in Tenths of Nanoseconds
85

71V67702 — 256K x 36 Flow-Through Burst Synchronous SRAM
71V67902 — 512K x 18 Flow-Through Burst Synchronous SRAM

5317 drw 12

Datasheet Document History

12/31/99		Created Datasheet from 71V677 and 71V679 Datasheets
		For 3.3V I/O offering, see 71V67703 and 71V67903 Datasheets
04/26/00	Pg. 4	Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables.
	Pg. 7	Replace Pin U6 with $\overline{\text{TRST}}$ pin in BGA pin configuration; Add pin description note in pinout
	Pg. 18	Inserted 100 pin TQFP Package Diagram Outline
05/24/00	Pg. 1,4,8,21 22	Add new package offering, 13 x 15 fBGA
	Pg. 5,6,7,8	Correct note 2 on BGA and TQFP pin configuration
	Pg. 20	Correction in the 119 BGA Package Diagram Outline
07/12/00	Pg. 5,6,8	Remove note from TQFP and BQ165 pinout
	Pg. 7	Add/Remove reference note from BG119 pinout
	Pg. 20	Update BG119 package diagram outline dimensions
07/16/01	Pg. 9	Updated ISB2 levels for tcd = 7.5ns - 8.5ns
10/29/01	Pg. 1,2	Remove JTAG pins
	Pg. 7	Changed U2-U6 pins to DNU
	Pg. 8	Changed P5, P7, R5 & R7 pins to DNU
	Pg. 9	Raise specs on 7.5ns, 8ns & 8.5ns by 10mA
08/27/02	Pg. 4,9,12, 22	Added Industrial information to the datasheet.
10/22/02	Pg. 1-23	Changed datasheet from Advanced Information to Final Release.
04/15/03	Pg. 4	Updated 165 fBGA table from TBD to 7.
12/20/03	Pg. 7	Updated 119BGA pin configurations- I/O signals on P6, P7 (128K x36) and P7, N6, L6, K7, H6, G7, F6, E7, D6 (256K x 18).