

### **Features**

- Formerly **FullTec** brand
- Extremely high speed performance
- Blocks high voltages and currents
- Low insertion loss
- Two TBU® protectors in one small package
- Very high bandwidth; GHz compatible
- RoHS compliant\*, UL Recognized 🔊



## TBU® P650-U and P850-U Protectors

### Transient Blocking Units - TBU® Devices

Bourns® Model P650-U and P850-U products are high speed, unidirectional protection components, constructed using MOSFET semiconductor technology, designed to protect against faults caused by short circuits, AC power cross, induction and lightning surges.

The TBU® high speed protector, triggering as a function of the MOSFET, blocks surges and provides an effective barrier behind which sensitive electronics are not exposed to large voltages or currents during surge events. The TBU® device is provided in a surface mount DFN package and meets industry standard requirements such as RoHS and Pb Free solder reflow profiles.

### **Agency Approval**

UL recognized component File # E315805.

### **Industry Standards**

	Model		
Telcordia	GR-1089	Port Type 3, 5	P650-U
	GR-1009	Port Type 2, 4	P850-U
ITU-T	K.20, K.20E, K.21, K.21E, K.45		P850-U

### Absolute Maximum Ratings (T<sub>amb</sub> = 25 °C)

Symbol	Parameter	Value	Unit	
V <sub>imp</sub>	Maximum protection voltage for impulse faults with rise time ≥ 1 μsec	P650-Uxxx-WH P850-Uxxx-WH	650 850	V
V <sub>rms</sub>	Maximum protection voltage for continuous V <sub>rms</sub> faults connected as a series pair (refer to page 3 Test Configuration Diagram)	300 425	V	
T <sub>op</sub>	Operating temperature range	-40 to +85	°C	
T <sub>stg</sub>	Storage temperature range	-65 to +150	°C	

### Electrical Characteristics (T<sub>amb</sub> = 25 °C)

Symbol	Parameter		Min.	Тур.	Max.	Unit	
		P650-U180-WH			180		
ı	Maximum current through the device that will not cause	P650-U260-WH			260	m A	
Гор	current blocking	P850-U180-WH			180	mA	
		P850-U260-WH			260		
		P650-U180-WH		220			
ı	Typical current for the device to go from normal operating	P650-U260-WH		330		mA	
Itrigger	state to protected state	P850-U180-WH		220		IIIA	
		P850-U260-WH		330			
		P650-U180-WH			360		
	Maximum august through the device	P650-U260-WH			520	mA	
lout	Maximum current through the device	P850-U180-WH			360		
		P850-U260-WH			520		
В	Coving registering of the TDLI® device	P650-Uxxx-WH		6	7	0	
R <sub>device</sub>	Series resistance of the TBU® device	P850-Uxxx-WH		8	9	Ω	
R <sub>bal</sub>	Line-to line series resistance difference between two TBU® of	devices			0.5	Ω	
	Maximum time for the device to go from normal operating	P650-Uxxx-WH			4		
<sup>t</sup> block	state to protected state	P850-Uxxx-WH			!	μs	
Iquiescent	Current through the triggered TBU® device with 50 Vdc circu	uit		1		mA	
quiescent	voltage	1		<u> </u>			
٧.	Voltage below which the triggered TBU® device will	P650-Uxxx-WH		11		V	
V <sub>reset</sub>	transition to normal operating state	P850-Uxxx-WH		14		\ \ \	

The P-U Series TBU® devices are unidirectional; specifications are valid for input direction only. For the output direction, the TBU® device is a resistor.

### **Applications**


- Mb Ethernet port protection
- Gb Ethernet port protection
- Isolated and floating interfaces

# TBU® P650-U and P850-U Protectors


# BOURNS

### **Typical Performance Characteristics**


### **V-I Characteristics**



### Time to Block vs. Fault Current



### **Trigger Current vs. Temperature**




# TBU® P650-U and P850-U Protectors

# BOURNS


### **Operational Characteristics**

The graphs below demonstrate the operational characteristics of the TBU® protector. For each graph the fault voltage, protected side voltage, and current is presented.


TEST CONFIGURATION DIAGRAM




### P650-U Lightning, 650 V




### P850-U Lightning, 850 V



### P650-U Power Fault, 120 Vrms, 25 A



### P850-U Power Fault, 230 Vrms, 25 A




Specifications are subject to change without notice. Customers should verify actual device performance in their specific applications.


# TBU® P650-U and P850-U Protectors

# BOURNS

### **Product Dimensions**



### **Recommended Pad Layout**



### Pad Designation

Pad #	Apply
1	ln1
2	NC
3	Out1
4	Out2
5	NC
6	ln2

NC = Solder to PCB; do not make electrical connection, do not connect to ground.

TBU® devices have matte-tin termination finish. Suggested layout should use non-solder mask define (NSMD). Recommended stencil thickness is 0.10-0.12 mm (.004-.005 in.) with stencil opening size 0.025 mm (.0010 in.) less than the device pad size. As when heat sinking any power device, it is recommended that, wherever possible, extra PCB copper area is allowed. For minimum parasitic capacitance, do not allow any signal, ground or power signals beneath any of the pads of the device.


### **Thermal Resistances**

Symbol	Parameter	Value	Unit
R <sub>th(j-a)</sub>	Junction to leads (package)	105	°C/W
	Junction to leads (per TBU® device)	202	°C/W

Dim.	Min.	Тур.	Max.	
Α	6.15	6.25	6.35	
	(.242)	(.246)	(.250)	
В	7.65	7.75	7.85	
	(.301)	(.305)	(.309)	
С	0.80	0.85	0.90	
	(.031)	(.033)	(.035)	
D	0.000	0.025 (.001)	0.050 (.002)	
Е	0.50	0.55	0.60	
	(.020)	(.022)	(.024)	
F	1.20	1.25	1.30	
	(.047)	(.049)	(.051)	
G	4.20	4.25	4.30	
	(.165)	(.167)	(.169)	
Н	2.45	2.50	2.55	
	(.096)	(.098)	(.100)	
J	0.20	0.25	0.30	
	(.008)	(.010)	(.012)	
K	0.45	0.50	0.55	
	(.018)	(.020)	(.022)	
L	0.65	0.70	0.75	
	(.026)	(.028)	(.030)	
N	<u>0.20</u>	<u>0.25</u>	0.30	
	(.008)	(.010)	(.012)	
Р	0.70	0.75	0.80	
	(.028)	(.030)	(.031)	
Q	3.20	3.25	3.30	
	(.126)	(.128)	(.130)	


DIMENSIONS:  $\frac{MM}{(INCHES)}$ 

### **Block Diagram**




### **Reflow Profile**

Pb-Free Assembly
3 °C/sec. max.
150 °C
200 °C
60-180 sec.
217 °C
60-150 sec.
260 °C
20-40 sec.
6 °C/sec. max.
8 min. max.




# TBU® P650-U and P850-U Protectors

### **How to Order**



### **Typical Part Marking**




- 3RD & 4TH DIGITS INDICATE SPECIFIC LOT FOR THE WEEK.

### 6-MONTH PERIOD CODES:

A = JAN-JUN 2009 B = JUL-DEC 2009 C = JAN-JUN 2010 D = JUL-DEC 2010 E = JAN-JUN 2011 F = JUL-DEC 2011

- EXAMPLE: ARBC 15T DIGIT 'A' = JAN-JUN 2009 2ND DIGIT 'R' = WEEK 18; WEEK OF APRIL 27 3RD & 4TH DIGITS 'BC' = LOT SPECIFIC INFORMATION
- \*TRANSITION FROM FULTEC TRADEMARK AND LOT CODE TO BOURNS TRADEMARK AND DATE CODE IN 2009.

### Packaging Specifications (per EIA468-B)



QUANTITY: 3000 PIECES PER REEL


Device	Α		E	В С		D		G	N	
Device	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Ref.	Ref.
P650-U, P850-U	326 (12.835)	330.25 (13.002)	1.5 (.059)	2.5 (.098)	12.8 (.504)	13.5 (.531)	20.2 (.795)	1	16.5 (.650)	102 (4.016)

Device	A <sub>0</sub>		В0		D		D <sub>1</sub>		E		F	
Device	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	max.
P650-U, P850-U	6.5 (.256)	6.7 (.264)	8.0 (.315)	8.2 (.323)	1.5 (.059)	1.6 (.063)	1.5 (.059)	-	1.65 (.065)	1.85 (.073)	7.4 (.291)	7.6 (.299)
	K <sub>0</sub>		Р		P <sub>0</sub>		P <sub>2</sub>		t		W	
Device	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.
P650-U, P850-U	1.4 (.055)	1.6 (.063)	11.9 (.469)	12.1 (.476)	3.9 (.159)	4.1 (.161)	1.9 (.075)	2.1 (.083)	0.25 (.010)	0.35 (.014)	15.7 (.618)	16.3 (.642)


### **Reference Applications**

A cost-effective protection solution utilizes the Bourns® TBU® protection devices. The diagrams below illustrate common configurations of these components. The graph at the bottom demonstrates the operational characteristics of the circuit.


### Typical Configuration Diagrams



GbE Ethernet Protection
Up to 1500 V Common-Mode Lightning Protection



GbE Ethernet Protection
Up to 6000 V Common-Mode Lightning Protection



P850-U with G5200AS 4000 V Lightning 10/700 µsec, 150 A

## **BOURNS**®

Asia-Pacific: Tel: +886-2 2562-4117 • Fax: +886-2 2562-4116

**Europe:** Tel: +41-41 768 5555 • Fax: +41-41 768 5510

**The Americas:** Tel: +1-951 781-5500 • Fax: +1-951 781-5700

www.bourns.com

REV. 01/11