Preferred Device

## PNP Silicon General Purpose High Voltage Transistor

This PNP Silicon Planar Transistor is designed for general purpose amplifier applications. This device is housed in the SC-70/SOT-323 package which is designed for low power surface mount applications.

### **MAXIMUM RATINGS** $(T_A = 25^{\circ}C)$

Rating	Symbol	Value	Unit
Collector-Base Voltage	V <sub>(BR)CBO</sub>	-300	Vdc
Collector-Emitter Voltage	V <sub>(BR)CEO</sub>	-300	Vdc
Emitter-Base Voltage	V <sub>(BR)EBO</sub>	-5.0	Vdc
Collector Current – Continuous	I <sub>C</sub>	500	mAdc
Electrostatic Discharge	ESD	MBM > 16,000, MM > 2,000	V

### THERMAL CHARACTERISTICS


Rating	Symbol	Max	Unit
Power Dissipation (Note 1.)	$P_{D}$	150	mW
Junction Temperature	$T_J$	150	°C
Storage Temperature Range	T <sub>stg</sub>	<b>−55 ~ +150</b>	°C

1. Device mounted on a FR-4 glass epoxy printed circuit board using the minimum recommended footprint.



### ON Semiconductor®

### http://onsemi.com



### **MARKING DIAGRAM**

### MSB92WT1



2D = Specific Device Code M = Date Code

## MSB92AWT1

SC-70/SOT-323

CASE 419 STYLE 3



D2 = Specific Device Code M = Date Code

### **ORDERING INFORMATION**

Device	Package	Shipping
MSB92WT1	SC-70/ SOT-323	8mm Tape & Reel (7-inch/3000 Unit)
MSB92AWT1	SC-70/ SOT-323	8mm Tape & Reel (7-inch/3000 Unit)

**Preferred** devices are recommended choices for future use and best overall value.

### **ELECTRICAL CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit
Collector-Emitter Breakdown Voltage (I <sub>C</sub> = -1.0 mAdc, I <sub>B</sub> = 0)	V <sub>(BR)CEO</sub>	-300	-	Vdc
Collector-Base Breakdown Voltage (I <sub>C</sub> = -100 μAdc, I <sub>E</sub> = 0)	V <sub>(BR)CBO</sub>	-300	-	Vdc
Emitter-Base Breakdown Voltage (I <sub>E</sub> = -100 μAdc, I <sub>E</sub> = 0)	V <sub>(BR)EBO</sub>	-5.0	-	Vdc
Collector-Base Cutoff Current (V <sub>CB</sub> = -200 Vdc, I <sub>E</sub> = 0)	I <sub>CBO</sub>	-	-0.25	μΑ
Emitter–Base Cutoff Current (V <sub>EB</sub> = -3.0 Vdc, I <sub>B</sub> = 0)	I <sub>EBO</sub>	-	-0.1	μΑ
DC Current Gain (Note 2.) MSB92WT1: $(V_{CE} = -10 \text{ Vdc}, I_{C} = -1.0 \text{ mAdc})$ MSB92AWT1: $(V_{CE} = -10 \text{ Vdc}, I_{C} = -1.0 \text{ mAdc})$ $(V_{CE} = -10 \text{ Vdc}, I_{C} = -10 \text{ mAdc})$ $(V_{CE} = -10 \text{ Vdc}, I_{C} = -30 \text{ mAdc})$	h <sub>FE1</sub> h <sub>FE1</sub> h <sub>FE2</sub> h <sub>FE3</sub>	25 120 40 25	_ 200 _ _	-
Collector-Emitter Saturation Voltage (Note 2.) (I <sub>C</sub> = -20 mAdc, I <sub>B</sub> = -2.0 mAdc)	V <sub>CE(sat)</sub>	-	-0.5	Vdc
Base–Emitter Saturation Voltage (I <sub>C</sub> = -20 mAdc, I <sub>B</sub> = -2.0 mAdc)	V <sub>BE(sat)</sub>	-	-0.9	Vdc


### **SMALL SIGNAL CHARACTERISTICS**

Current–Gain – Bandwidth Product (I <sub>C</sub> = –10 mAdc, V <sub>CE</sub> = –20 Vdc, f = 20 MHz)	f⊤	50	-	MHz
Collector–Base Capacitance ( $V_{CB} = -20 \text{ Vdc}, I_E = 0, f = 1.0 \text{ MHz}$ )	C <sub>cb</sub>	I	6.0	pF

<sup>2.</sup> Pulse Test: Pulse Width  $\leq 300~\mu s,~D.C. \leq 2\%.$ 

# INFORMATION FOR USING THE SC-70/SOT-323 SURFACE MOUNT PACKAGE MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



### SC-70/SOT-323 POWER DISSIPATION

The power dissipation of the SC–70/SOT–323 is a function of the pad size. This can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R\theta_{JA}$ , the thermal resistance from the device junction to ambient; and the operating temperature,  $T_A$ . Using the values provided on the data sheet,  $P_D$  can be calculated as follows.

$$P_D = \frac{T_{J(max)} - T_A}{R_{\theta JA}}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into

the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 200 milliwatts.

$$P_D = \frac{150^{\circ}C - 25^{\circ}C}{0.625^{\circ}C/W} = 200 \text{ milliwatts}$$

The 0.625°C/W assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 200 milliwatts. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad™. Using a board material such as Thermal Clad, a higher power dissipation of 300 milliwatts can be achieved using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference should be a maximum of 10°C.

- The soldering temperature and time should not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient should be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes.
   Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling
- \* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

### SOLDER STENCIL GUIDELINES

Prior to placing surface mount components onto a printed circuit board, solder paste must be applied to the pads. A solder stencil is required to screen the optimum amount of solder paste onto the footprint. The stencil is made of brass or stainless steel with a typical thickness of 0.008 inches.

The stencil opening size for the surface mounted package should be the same as the pad size on the printed circuit board, i.e., a 1:1 registration.

### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones, and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 1 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows temperature versus time.

The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.






Figure 1. Typical Solder Heating Profile

### **PACKAGE DIMENSIONS**

SC-70/SOT-323 CASE 419-02 ISSUE L






- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.071	0.087	1.80	2.20	
В	0.045	0.053	1.15	1.35	
С	0.032	0.040	0.80	1.00	
D	0.012	0.016	0.30	0.40	
G	0.047	0.055	1.20	1.40	
Н	0.000	0.004	0.00	0.10	
J	0.004	0.010	0.10	0.25	
K	0.017 REF		0.425 REF		
L	0.026 BSC		0.650 BSC		
N	0.028 REF		0.700 REF		
S	0.079	0.095	2.00	2.40	

STYLE 3: PIN 1. BASE 2. EMITTER 3. COLLECTOR STYLE 5: PIN 1. ANODE 2. ANODE 3. CATHODE

STYLE 7: PIN 1. BASE 2. EMITTER 3. COLLECTOR





Thermal Clad is a trademark of the Bergquist Company.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

### PUBLICATION ORDERING INFORMATION

### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.