## 800 MHz Low Voltage PECL Clock Synthesizer

The MPC92430 is a 3.3 V compatible, PLL based clock synthesizer targeted for high performance clock generation in mid-range to high-performance telecom, networking and computing applications. With output frequencies from 50 MHz to 800 MHz and the support of differential PECL output signals the device meets the needs of the most demanding clock applications.

## Features

- 50 MHz to 800 MHz synthesized clock output signal

- Differential PECL output
- LVCMOS compatible control inputs
- On-chip crystal oscillator for reference frequency generation
- Alternative LVCMOS compatible reference clock input
- 3.3 V power supply
- Fully integrated PLL
- Minimal frequency overshoot
- Serial 3-wire programming interface
- Parallel programming interface for power-up
- 32 lead LQFP and 28 PLCC packaging
- SiGe Technology
- Ambient temperature range $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
- Pin and function compatible to the MC12430 and MPC9230




## Functional Description

The internal crystal oscillator uses the external quartz crystal as the basis of its frequency reference. The frequency of the internal crystal oscillator is divided by 16 and then multiplied by the PLL. The VCO within the PLL operates over a range of 400 to 800 MHz . Its output is scaled by a divider that is configured by either the serial or parallel interfaces. The crystal oscillator frequency $\mathrm{f}_{\mathrm{XTAL}}$, the PLL feedback-divider M and the PLL post-divider N determine the output frequency.

The feedback path of the PLL is internal. The PLL adjusts the VCO output frequency to be $2 \cdot \mathrm{M}$ times the reference frequency by adjusting the VCO control voltage. Note that for some values of $M$ (either too high or too low) the PLL will not achieve phase lock. The PLL will be stable if the VCO frequency is within the specified VCO frequency range ( 400 to 800 MHz ). The M-value must be programmed by the serial or parallel interface.

The PLL post-divider $N$ is configured through either the serial or the parallel interfaces, and can provide one of four division ratios ( $1,2,4$, or 8 ). This divider extends performance of the part while providing a $50 \%$ duty cycle. The output driver is driven differentially from the output divider, and is capable of driving a pair of transmission lines terminated $50 \Omega$ to $\mathrm{V}_{\mathrm{Cc}}-2.0 \mathrm{~V}$. The positive supply voltage for the internal PLL is separated from the power supply for the core logic and output drivers to minimize noise induced jitter.

The configuration logic has two sections: serial and parallel. The parallel interface uses the values at the $M[8: 0]$ and $N[1: 0]$ inputs to configure the internal counters. It is recommended on system reset to hold the $\bar{P}$ _LOAD input LOW until power becomes valid. On the LOW-to-HIGH transition of $\overline{P_{-} \text {LOAD, the parallel inputs are captured. The parallel interface has priority over the }}$ serial interface. Internal pullup resistors are provided on the M[8:0] and $N[1: 0]$ inputs prevent the LVCMOS compatible control inputs from floating.

The serial interface centers on a fourteen bit shift register. The shift register shifts once per rising edge of the S_CLOCK input. The serial input S_DATA must meet setup and hold timing as specified in the AC Characteristics section of this document. The configuration latches will capture the value of the shift register on the HIGH-to-LOW edge of the S_LOAD input. See the programming section for more information. The TEST output reflects various internal node values, and is controlled by the T[2:0] bits in the serial data stream. In order to minimize the PLL jitter, it is recommended to avoid active signal on the TEST output.


Figure 1. MPC92430 Logic Diagram


Figure 2. MPC92430 28-Lead PLCC Pinout (Top View)


Figure 3. MPC92430 32-Lead Package Pinout (Top View)

Table 1. Pin Configuration

| Pin | I/O | Default | Type |  |
| :--- | :---: | :---: | :---: | :--- |
| XTAL_IN, XTAL_OUT |  |  | Analog | Crystal oscillator interface |
| FREF_EXT | Input | 0 | LVCMOS | Alternative PLL reference input |
| FOUT, FOUT | Output |  | LVPECL | Differential clock output |
| TEST | Output |  | LVPECL | Test and device diagnosis output |
| XTAL_SEL | Input | 1 | LVCMOS | PLL reference select input |
| S_LOAD | Input | 0 | LVCMOS | Serial configuration control input. <br> This inputs controls the loading of the configuration latches with the contents of <br> the shift register. The latches will be transparent when this signal is high, thus the <br> data must be stable on the high-to-low transition. |
| P_LOAD | Input | 1 | LVCMOS | Parallel configuration control input. <br> This input controls the loading of the configuration latches with the content of the <br> parallel inputs (M and N). The latches will be transparent when this signal is low, <br> thus the parallel data must be stable on the low-to-high transition of $\bar{P}$ _LOAD. <br> P_LOAD is state sensitive |
| S_DATA | Input | 0 | LVCMOS | Serial configuration data input. |
| S_CLOCK | Input | 0 | LVCMOS | Serial configuration clock input. |
| M[0:8] | Input | 1 | LVCMOS | Parallel configuration for PLL feedback divider (M). <br> M is sampled on the low-to-high transition of $\bar{P}$ LOAD. |
| N[1:0] | Input | 1 | LVCMOS | Parallel configuration for Post-PLL divider (N). <br> N is sampled on the low-to-high transition of $\bar{P}$ _LOAD |
| OE | Input | 1 | LVCMOS | Output enable (active high) <br> The output enable is synchronous to the output clock to eliminate the possibility of <br> runt pulses on the Fout output. |
| GND | Supply | Supply | Ground | Negative power supply (GND) |
| VCC | Supply | Supply | VCC | Positive power supply for I/O and core. All V VC pins must be connected to the <br> positive power supply for correct operation |
| VCC_PLL | Supply | VCC | PLL positive power supply (analog power supply) |  |

Table 2. Output frequency range and PLL Post-divider N

| $\mathbf{N}$ |  | Output division | Output frequency range |
| :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ |  |  |
| 0 | 0 | 2 | $200-400 \mathrm{MHz}$ |
| 0 | 1 | 4 | $100-200 \mathrm{MHz}$ |
| 1 | 0 | 8 | $50-100 \mathrm{MHz}$ |
| 1 | 1 | 1 | $400-800 \mathrm{MHz}$ |

Table 3. Function Table

| Input | $\mathbf{0}$ | $\mathbf{1}$ |
| :---: | :---: | :---: |
| XTAL_SEL | FREF_EXT | XTAL interface |
| OE | Outputs disabled, FOUT is stopped in the <br> logic low state (FOUT $=$ L, FOUT $=$ H) | Outputs enabled |

Table 4. General Specifications

| Symbol | Characteristics | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {TT }}$ | Output termination voltage |  | $\mathrm{V}_{\mathrm{CC}}-2$ |  | V |  |
| MM | ESD protection (Machine model) | 200 |  |  | V |  |
| HBM | ESD protection (Human body model) | 2000 |  |  | V |  |
| LU | Latch-up immunity | 200 |  |  | mA |  |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance |  | 4.0 |  | pF | Inputs |
| $\theta_{\mathrm{JA}}$ | LQFP 32 Thermal resistance junction to ambient JESD 51-3, single layer test board <br> JESD 51-6, 2S2P multilayer test board |  | $\begin{aligned} & 83.1 \\ & 73.3 \\ & 68.9 \\ & 63.8 \\ & 57.4 \\ & 59.0 \\ & 54.4 \\ & 52.5 \\ & 50.4 \\ & 47.8 \end{aligned}$ | $\begin{aligned} & 86.0 \\ & 75.4 \\ & 70.9 \\ & 65.3 \\ & 59.6 \\ & 60.6 \\ & 55.7 \\ & 53.8 \\ & 51.5 \\ & 48.8 \end{aligned}$ | $\begin{aligned} & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \\ & { }^{\circ} \mathrm{C} / \mathrm{W} \end{aligned}$ | Natural convection $100 \mathrm{ft} / \mathrm{min}$ $200 \mathrm{ft} / \mathrm{min}$ $400 \mathrm{ft} / \mathrm{min}$ $800 \mathrm{ft} / \mathrm{min}$ <br> Natural convection $100 \mathrm{ft} / \mathrm{min}$ $200 \mathrm{ft} / \mathrm{min}$ $400 \mathrm{ft} / \mathrm{min}$ $800 \mathrm{ft} / \mathrm{min}$ |
| ${ }^{\text {Jc }}$ | LQFP 32 Thermal resistance junction to case |  | 23.0 | 26.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | MIL-SPEC 883E Method 1012.1 |

Table 5. Absolute Maximum Ratings ${ }^{\text {a }}$

| Symbol | Characteristics | Min | Max | Unit | Condition |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage | -0.3 | 4.6 | V |  |
| $\mathrm{~V}_{\text {IN }}$ | DC Input Voltage | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{~V}_{\text {OUT }}$ | DC Output Voltage | -0.3 | $\mathrm{~V}_{\mathrm{CC}}+0.3$ | V |  |
| $\mathrm{I}_{\mathrm{IN}}$ | DC Input Current |  | $\pm 20$ | mA |  |
| $\mathrm{I}_{\text {OUT }}$ | DC Output Current |  | $\pm 50$ | mA |  |
| $\mathrm{~T}_{\text {S }}$ | Storage Temperature | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |  |

a. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 6. DC Characteristics ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ )

| Symbol | Characteristics | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVCMOS control inputs (FREF_EXT, XTAL_SEL, P_LOAD, S_LOAD, S_DATA, S_CLOCK, M[0:8], N[0:1], OE) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V | LVCMOS |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | 0.8 | V | LVCMOS |
| IN | Input Current ${ }^{\text {a }}$ |  |  | $\pm 200$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ or GND |
| Differential clock output $\mathrm{F}_{\text {OUT }}{ }^{\text {b }}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\text {CC }}-1.02$ |  | $\mathrm{V}_{\mathrm{CC}}-0.74$ | V | LVPECL |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{V}_{\text {CC }}-1.95$ |  | $\mathrm{V}_{\mathrm{CC}}-1.60$ | V | LVPECL |
| Test and diagnosis output TEST |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{V}_{\text {CC }}$-1.02 |  | $\mathrm{V}_{\mathrm{CC}}-0.74$ | V | LVPECL |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage | $\mathrm{V}_{\text {CC }}$-1.95 |  | $\mathrm{V}_{\mathrm{cc}}-1.60$ | V | LVPECL |
| Supply current |  |  |  |  |  |  |
| ICC_PLL | Maximum PLL Supply Current |  |  | 20 | mA | $\mathrm{V}_{\text {CC_PLL }}$ Pins |
| ICC | Maximum Supply Current |  |  | 110 | mA | All $\mathrm{V}_{\text {CC }}$ Pins |

a. Inputs have pull-down resistors affecting the input current.
b. Outputs terminated $50 \Omega$ to $\mathrm{V}_{\mathrm{T}}=\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$.

Table 7. AC Characteristics $\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C}\right)^{\mathrm{a}}$

| Symbol | Characteristics | Min | Typ | Max | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {XTAL }}$ | Crystal interface frequency range | 10 |  | 20 | MHz |  |
| $\mathrm{f}_{\text {REF }}$ | FREF_EXT reference frequency range | 10 |  | (fVCO,MAX $\div$ M) $\cdot 2^{\text {b }}$ | MHz |  |
| fvco | VCO frequency range ${ }^{\text {c }}$ | 400 |  | 800 | MHz |  |
| $\mathrm{f}_{\text {MAX }}$ | Output Frequency $\mathrm{N}=11(\div 1)$ <br> $\mathrm{N}=00(\div 2)$  <br>  $\mathrm{N}=01(\div 4)$ <br> $\mathrm{N}=10(\div 8)$  | $\begin{aligned} & \hline 400 \\ & 200 \\ & 100 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 800 \\ & 400 \\ & 200 \\ & 100 \end{aligned}$ | MHz <br> MHz <br> MHz <br> MHz |  |
| fs_CLOCK | Serial interface programming clock frequency ${ }^{\text {d }}$ | 0 |  | 10 | MHz |  |
| tp,MIN | Minimum pulse width (S_LOAD, P_LOAD) | 50 |  |  | ns |  |
| DC | Output duty cycle | 45 | 50 | 55 | \% |  |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | Output Rise/Fall Time | 0.05 |  | 0.3 | ns | 20\% to 80\% |
| ts | Setup Time S_DATA to S_CLOCK <br> S_CLOCK to S_LOAD <br> $M, N$ to <br> P_LOAD | $\begin{aligned} & 20 \\ & 20 \\ & 20 \end{aligned}$ |  | - | ns ns ns |  |
| ts | Hold Time S_DATA to S_CLOCK <br> $M, N$ to $\bar{P} \_$LOAD | $\begin{aligned} & 20 \\ & 20 \end{aligned}$ |  | - | $\begin{aligned} & \hline \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |  |
| $\mathrm{t}_{\text {JIT(PER) }}$ | Period Jitter |  |  | 25 | ps |  |
| t LOCK | Maximum PLL Lock Time |  |  | 10 | ms |  |

a. AC characteristics apply for parallel output termination of $50 \Omega$ to $\mathrm{V}_{\Pi \pi}$.
b. The maximum frequency on FREF_EXT is a function of the max. VCO frequency and the $M$ counter. $M$ should be higher than 160 for stable PLL operation.
c. The input frequency $f_{X T A L}$ and the PLL feedback divider $M$ must match the VCO frequency range: $\mathrm{f}_{\mathrm{VCO}}=\mathrm{f}_{\mathrm{XTAL}} \cdot \mathrm{M} \div 4$.
d. The frequency of S_CLOCK is limited to 10 MHz in serial programming mode. S_CLOCK can be switched at higher frequencies when used as test clock in test mode 6 . See application section for more details.

## Programming the MPC92430

Programming the MPC92430 amounts to properly configuring the internal PLL dividers to produce the desired synthesized frequency at the output. The output frequency can be represented by this formula:
$\mathrm{f}_{\text {OUT }}=\left(\mathrm{f}_{\text {XTAL }} \div 16\right) \cdot(2 \cdot \mathrm{M}) \div(\mathrm{N})$ or
$\mathrm{f}_{\text {OUT }}=\left(\mathrm{f}_{\mathrm{XTAL}} \div 8\right) \cdot \mathrm{M} \div \mathrm{N}$
where $f_{X T A L}$ is the crystal frequency, $M$ is the PLL feedback-divider and $N$ is the PLL post-divider. The input frequency and the selection of the feedback divider $M$ is limited by the VCO-frequency range. $\mathrm{f}_{\text {XTAL }}$ and $M$ must be configured
to match the VCO frequency range of 400 to 800 MHz in order to achieve stable PLL operation:
$\mathrm{M}_{\text {MIN }}=2 \cdot f_{\text {VCO,MIN }} \div f_{\text {XTAL }}$ and
$M_{M A X}=2 \cdot f_{V C O}, M A X \div f_{X T A L}$
For instance, the use of a 16 MHz input frequency requires the configuration of the PLL feedback divider between $\mathrm{M}=200$ and $\mathrm{M}=400$. Table 8 shows the usable VCO frequency and $M$ divider range for other example input frequencies. Assuming that a 16 MHz input frequency is used, equation (2) reduces to:
$f_{\text {OUT }}=2 \cdot M \div N$

Table 8. MPC92430 Frequency Operating Range

|  |  | VCO frequency for an crystal interface frequency of |  |  |  |  |  | Output frequency for $\mathrm{f}_{\text {XTAL }}=16 \mathrm{MHz}$ and for $\mathrm{N}=$ |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| M | M[8:0] | 10 | 12 | 14 | 16 | 18 | 20 | 1 | 2 | 4 | 8 |
| 160 | 010100000 |  |  |  |  |  | 800 |  |  |  |  |
| 170 | 010101010 |  |  |  |  |  | 850 |  |  |  |  |
| 180 | 010110100 |  |  |  |  | 810 | 900 |  |  |  |  |
| 190 | 010111110 |  |  |  |  | 855 | 950 |  |  |  |  |
| 200 | 011001000 |  |  |  | 800 | 900 | 1000 | 400 | 200 | 100 | 50 |
| 210 | 011010010 |  |  |  | 840 | 945 | 1050 | 420 | 210 | 105 | 52.5 |
| 220 | 011011100 |  |  |  | 880 | 990 | 1100 | 440 | 220 | 110 | 55 |
| 230 | 011100110 |  |  | 805 | 920 | 1035 | 1150 | 460 | 230 | 115 | 57.5 |
| 240 | 011110000 |  |  | 840 | 960 | 1080 | 1200 | 480 | 240 | 120 | 60 |
| 250 | 011111010 |  |  | 875 | 100 | 1125 | 1250 | 500 | 250 | 125 | 62.5 |
| 260 | 100000100 |  |  | 910 | 1040 | 1170 | 1300 | 520 | 260 | 130 | 65 |
| 270 | 100001110 |  | 810 | 945 | 1080 | 1215 | 1350 | 540 | 270 | 135 | 67.5 |
| 280 | 100011000 |  | 840 | 980 | 1120 | 1260 | 1400 | 560 | 280 | 140 | 70 |
| 290 | 100100010 |  | 870 | 1015 | 1160 | 1305 | 1450 | 580 | 290 | 145 | 72.5 |
| 300 | 100101100 |  | 900 | 1050 | 1200 | 1350 | 1500 | 600 | 300 | 150 | 75 |
| 310 | 100110110 |  | 930 | 1085 | 1240 | 1395 | 1550 | 620 | 310 | 155 | 77.5 |
| 320 | 101000000 | 800 | 960 | 1120 | 1280 | 1440 | 1600 | 640 | 320 | 160 | 80 |
| 330 | 101001010 | 825 | 990 | 1155 | 1320 | 1485 |  | 660 | 330 | 165 | 82.5 |
| 340 | 101010100 | 850 | 1020 | 1190 | 1360 | 1530 |  | 680 | 340 | 170 | 85 |
| 350 | 101011110 | 875 | 1050 | 1225 | 1400 | 1575 |  | 700 | 350 | 175 | 87.5 |
| 370 | 101110010 | 925 | 1110 | 1295 | 1480 |  |  | 740 | 370 | 185 | 92.5 |
| 380 | 101111100 | 950 | 1140 | 1330 | 1520 |  |  | 760 | 380 | 190 | 95 |
| 390 | 110000110 | 975 | 1170 | 1365 | 1560 |  |  | 780 | 390 | 195 | 97.5 |
| 400 | 110010000 | 1000 | 1200 | 1400 | 1600 |  |  | 800 | 400 | 200 | 100 |
| 410 | 110011010 | 1025 | 1230 | 1435 |  |  |  |  |  |  |  |
| 420 | 110100100 | 1050 | 1260 | 1470 |  |  |  |  |  |  |  |
| 430 | 110101110 | 1075 | 1290 | 1505 |  |  |  |  |  |  |  |
| 440 | 110111000 | 1100 | 1320 | 1540 |  |  |  |  |  |  |  |
| 450 | 111000010 | 1125 | 1350 | 1575 |  |  |  |  |  |  |  |
| 510 | 111111110 | 1275 | 1530 |  |  |  |  |  |  |  |  |

Substituting N for the four available values for $\mathrm{N}(1,2,4,8)$ yields:

Table 9. Output Frequency Range for $\mathrm{f}_{\mathrm{XTAL}}=16 \mathrm{MHz}$

| N |  |  | FOUT | FOUT range | FOUT step |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}$ | $\mathbf{0}$ | Value |  |  |  |
| 0 | 0 | 2 | M | $200-400 \mathrm{MHz}$ | 1 MHz |
| 0 | 1 | 4 | $\mathrm{M} \div 2$ | $100-200 \mathrm{MHz}$ | 500 kHz |
| 1 | 0 | 8 | $\mathrm{M} \div 4$ | $50-100 \mathrm{MHz}$ | 250 kHz |
| 1 | 1 | 1 | $2 \cdot \mathrm{M}$ | $400-800 \mathrm{MHz}$ | 2 MHz |

## Example frequency calculation for an 16 MHz input frequency

If an output frequency of 131 MHz was desired the following steps would be taken to identify the appropriate M and N values. According to Table 9, 131 MHz falls in the frequency set by a value of 4 so $N[1: 0]=01$. For $N=4$ the output frequency is $\mathrm{F}_{\text {OUT }}=\mathrm{M} \div 2$ and $\mathrm{M}=\mathrm{F}_{\text {OUT }} \times 2$. Therefore $\mathrm{M}=$ $2 \times 131=262$, so $M[8: 0]=010000011$. Following this procedure a user can generate any whole frequency between 50 MHz and 800 MHz . Note than for $\mathrm{N}>2$ fractional values of can be realized. The size of the programmable frequency steps (and thus the indicator of the fractional output frequencies achievable) will be equal to:
$\mathrm{f}_{\text {STEP }}=\mathrm{f}_{\mathrm{XTAL}} \div 8 \div \mathrm{N}$

## Using the parallel and serial interface

The M and N counters can be loaded either through a parallel or serial interface. The parallel interface is controlled via the $\overline{P_{-} \text {LOAD }}$ signal such that a LOW to HIGH transition will latch the information present on the $\mathrm{M}[8: 0]$ and $\mathrm{N}[1: 0]$ inputs into the M and N counters. When the $\overline{P_{-} \text {LOAD signal is LOW }}$ the input latches will be transparent and any changes on the $\mathrm{M}[8: 0]$ and $\mathrm{N}[1: 0]$ inputs will affect the FOUT output pair. To use the serial port the S_CLOCK signal samples the information on the S_DATA line and loads it into a 14 bit shift register. Note that the P_LOAD signal must be HIGH for the serial load operation to function. The Test register is loaded with the first three bits, the N register with the next two and the M register with the final eight bits of the data stream on the S_DATA input. For each register the most significant bit is loaded first (T2, N1 and M8). A pulse on the S_LOAD pin after the shift register is fully loaded will transfer the divide values into the counters. The HIGH to LOW transition on the S_LOAD input will latch the new divide values into the counters. Figure 4 illustrates the timing diagram for both a parallel and a serial load of the MPC92430 synthesizer. M[8:0] and N[1:0] are normally specified once at power-up through the parallel interface, and then possibly again through the serial interface. This approach allows the application to come up at one frequency and then change or fine-tune the clock as the ability to control the serial interface becomes available.

## Using the test and diagnosis output TEST

The TEST output provides visibility for one of the several internal nodes as determined by the $\mathrm{T}[2: 0]$ bits in the serial configuration stream. It is not configurable through the parallel interface. Although it is possible to select the node that represents F $_{\text {OUT }}$, the LVPECL compatible TEST output is not able to toggle fast enough for higher output frequencies and should only be used for test and diagnosis. The T2, T1 and T0 control bits are preset to ' 000 ' when $\bar{P}$ _LOAD is LOW so that the LVPECL compatible FOUT outputs are as jitter-free as possible. Any active signal on the TEST output pin will have detrimental affects on the jitter of the PECL output pair. In normal operations, jitter specifications are only guaranteed if the TEST output is static. The serial configuration port can be used to select one of the alternate functions for this pin. Most of the signals available on the TEST output pin are useful only for performance verification of the MPC92430 itself. However the PLL bypass mode may be of interest at the board level for functional debug. When T[2:0] is set to 110 the MPC92430 is placed in PLL bypass mode. In this mode the S_CLOCK input is fed directly into the M and N dividers. The N divider drives the FOUT differential pair and the M counter drives the TEST output pin. In this mode the S_CLOCK input could be used for low speed board level functional test or debug. Bypassing the PLL and driving FOUT directly gives the user more control on the test clocks sent through the clock tree. Table 10 shows the functional setup of the PLL bypass mode. Because the S_CLOCK is a CMOS level the input frequency is limited to 200 MHz . This means the fastest the Fout pin can be toggled via the S_CLOCK is 50 MHz as the divide ratio of the Post-PLL divider is 4 (if $N=1$ ). Note that the $M$ counter output on the TEST output will not be a $50 \%$ duty cycle.

Table 10. Test and Debug Configuration for TEST

| T[2:0] |  |  | TEST output |  |
| :---: | :---: | :---: | :--- | :---: |
| T2 | T1 | T0 |  |  |
| 0 | 0 | 0 | 14-bit shift register out ${ }^{\text {a }}$ |  |
| 0 | 0 | 1 | Logic 1 |  |
| 0 | 1 | 0 | fXTAL $\div 16$ |  |
| 0 | 1 | 1 | M-Counter out |  |
| 1 | 0 | 0 | FOUT |  |
| 1 | 0 | 1 | Logic 0 |  |
| 1 | 1 | 0 | M-Counter out in PLL-bypass mode |  |
| 1 | 1 | 1 | FOUT $\div 4$ |  |

a. Clocked out at the rate of S_CLOCK

Table 11. Debug Configuration for PLL bypass ${ }^{\text {a }}$

| Output | Configuration |
| :---: | :--- |
| FOUT | S_CLOCK $\div \mathrm{N}^{\text {TEST }}$ |
| M-Counter out ${ }^{\mathrm{b}}$ |  |

a. $T[2: 0]=110$. AC specifications do not apply in PLL bypass mode
b. clocked out at the rate of S_CLOCK $\div(2 \cdot \mathrm{~N})$


## Power Supply Filtering

The MPC92430 is a mixed analog/digital product. Its analog circuitry is naturally susceptible to random noise, especially if this noise is seen on the power supply pins. Random noise on the VCC_PLL pin impacts the device characteristics. The MPC92430 provides separate power supplies for the digital circuitry (VCC) and the internal PLL (VCC_PLL) of the device. The purpose of this design technique is to try and isolate the high switching noise digital outputs from the relatively sensitive internal analog phase-locked loop. In a controlled environment such as an evaluation board, this level of isolation is sufficient. However, in a digital system environment where it is more difficult to minimize noise on the power supplies a second level of isolation may be required. The simplest form of isolation is a power supply filter on the VCC_PLL pin for the MPC92430. Figure 5. illustrates a typical power supply filter scheme. The MPC92430 is most susceptible to noise with spectral content in the 1 kHz to 1 MHz range. Therefore, the filter should be designed to target this range. The key parameter that needs to be met in the final filter design is the DC voltage drop that will be seen between the VCC supply and the MPC92430 pin of the MPC92430. From the data sheet, the VCC_PLL current (the current sourced through the VCC_PLL pin) is maximum 20 mA , assuming that a minimum of 2.835 V must be maintained on the VCC_PLL pin. The resistor shown in Figure 5. must have a resistance of 10-15 $\Omega$ to meet the voltage drop criteria. The RC filter pictured will provide a broadband filter with approximately 100:1 attenuation for noise whose spectral content is above 20 kHz . As the noise frequency crosses the series resonant point of an individual capacitor its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the bandwidth of the PLL. Generally, the resistor/capacitor filter will be cheaper, easier to implement and provide an adequate level of supply filtering. A higher level of attenuation can be achieved by replacing the resistor with an appropriate valued inductor. A $1000 \mu \mathrm{H}$ choke will show a significant impedance at 10 kHz frequencies and above. Because of the current draw and the voltage that must be maintained on the VCC_PLL pin, a low DC resistance inductor is required (less than $15 \Omega$ ).


Figure 5. VCC_PLL Power Supply Filter

## Layout Recommendations

The MPC92430 provides sub-nanosecond output edge rates and thus a good power supply bypassing scheme is a must. Figure 6. shows a representative board layout for the MPC92430. There exists many different potential board layouts and the one pictured is but one. The important aspect of the layout in Figure 6. is the low impedance connections between VCC and GND for the bypass capacitors. Combining good quality general purpose chip capacitors with good PCB layout techniques will produce effective capacitor resonances at frequencies adequate to supply the instantaneous switching current for the MPC92430 outputs. It is imperative that low inductance chip capacitors are used; it is equally important that the board layout does not introduce back all of the inductance saved by using the leadless capacitors. Thin interconnect traces between the capacitor and the power plane should be avoided and multiple large vias should be used to tie the capacitors to the buried power planes. Fat interconnect and large vias will help to minimize layout induced inductance and thus maximize the series resonant point of the bypass capacitors. Note the dotted lines circling the crystal oscillator connection to the device. The oscillator is a series resonant circuit and the voltage amplitude across the crystal is relatively small. It is imperative that no actively switching signals cross under the crystal as crosstalk energy coupled to these lines could significantly impact the jitter of the device. Special attention should be paid to the layout of the crystal to ensure a stable, jitter free interface between the crystal and the on-board oscillator. Although the MPC92430 has several design features to minimize the susceptibility to power supply noise (isolated power and grounds and fully
differential PLL), there still may be applications in which overall performance is being degraded due to system power supply noise. The power supply filter and bypass schemes discussed in this section should be adequate to eliminate power supply noise related problems in most designs.


Figure 6. PCB Board Layout Recommendation for the PLCC28 Package

## Using the On-Board Crystal Oscillator

The MPC92430 features a fully integrated on-board crystal oscillator to minimize system implementation costs. The oscillator is a series resonant, multivibrator type design as opposed to the more common parallel resonant oscillator design. The series resonant design provides better stability and eliminates the need for large on chip capacitors. The oscillator is totally self contained so that the only external component required is the crystal. As the oscillator is somewhat sensitive to loading on its inputs the user is advised to mount the crystal as close to the MPC92430 as possible to avoid any board level parasitics. To facilitate co-location
surface mount crystals are recommended, but not required. Because the series resonant design is affected by capacitive loading on the xtal terminals loading variation introduced by crystals from different vendors could be a potential issue. For crystals with a higher shunt capacitance it may be required to place a resistance across the terminals to suppress the third harmonic. Although typically not required it is a good idea to layout the PCB with the provision of adding this external resistor. The resistor value will typically be between 500 and $1 \mathrm{~K} \Omega$.

The oscillator circuit is a series resonant circuit and thus for optimum performance a series resonant crystal should be used. Unfortunately most crystals are characterized in a parallel resonant mode. Fortunately there is no physical difference between a series resonant and a parallel resonant crystal. The difference is purely in the way the devices are characterized. As a result a parallel resonant crystal can be used with the MPC92430 with only a minor error in the desired frequency. A parallel resonant mode crystal used in a series resonant circuit will exhibit a frequency of oscillation a few hundred ppm lower than specified, a few hundred ppm translates to kHz inaccuracies. In a general computer application this level of inaccuracy is immaterial. Table 12 below specifies the performance requirements of the crystals to be used with the MPC92430.

Table 12. Recommended Crystal Specifications

| Parameter | Value |
| :--- | :--- |
| Crystal Cut | Fundamental AT Cut |
| Resonance | Series Resonance* |
| Frequency Tolerance | $\pm 75 \mathrm{ppm}$ at $25^{\circ} \mathrm{C}$ |
| Frequency/Temperature Stability | $\pm 150 \mathrm{pm} 0$ to $70^{\circ} \mathrm{C}$ |
| Operating Range | 0 to $70^{\circ} \mathrm{C}$ |
| Shunt Capacitance | $5-7 \mathrm{pF}$ |
| Equivalent Series Resistance (ESR) | 50 to $80 \Omega$ |
| Correlation Drive Level | $100 \mu \mathrm{~W}$ |
| Aging | $5 \mathrm{ppm} / \mathrm{Yr}$ (First 3 Years) |
| * See accompanying text for series versus parallel resonant |  |
| discussion. |  |

## OUTLINE DIMENSIONS



OUTLINE DIMENSIONS



#### Abstract

Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the US Patent and Trademark Office. All other product or service names are the property of their respective


 owners.© Motorola Inc. 2003
HOW TO REACH US:

## USA/EUROPE/LOCATIONS NOT LISTED:

TECHNICAL INFORMATION CENTER:
1-800-521-6274 or 480-768-2130
JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334

HOME PAGE: http://motorola.com/semiconductors

