

# AGR21045EF

## 45 W, 2.110 GHz—2.170 GHz, N-Channel E-Mode, Lateral MOSFET

### Introduction

The AGR21045EF is a high-voltage, gold-metalized, laterally diffused metal oxide semiconductor (LDMOS) RF power transistor suitable for wideband code division multiple access (W-CDMA), single and multicarrier class AB wireless base station power amplifier applications.




Figure 1. AGR21045EF (flanged) Package

### Features

Typical performance for two carrier 3GPP W-CDMA systems. F1 = 2135 MHz and F2 = 2145 MHz with 3.84 MHz channel BW, adjacent channel BW = 3.84 MHz at F1 – 5 MHz and F2 + 5 MHz. Third-order distortion is measured over 3.84 MHz BW at F1 – 10 MHz and F2 + 10 MHz. Typical P/A ratio of 8.5 dB at 0.01% (probability) CCDF:

- Output power: 10 W.
- Power gain: 14.5 dB.
- Efficiency: 26%.
- IM3: –33 dBc.
- ACPR: –37 dBc.
- Return loss: –12 dB.

High-reliability, gold-metalization process.

Low hot carrier injection (HCI) induced bias drift over 20 years.

Internally matched.

High gain, efficiency, and linearity.

Integrated ESD protection.

Device can withstand a 10:1 voltage standing wave ratio (VSWR) at 28 Vdc, 2140 MHz, 45 W continuous wave (CW) output power.

Large signal impedance parameters available.

Table 1. Thermal Characteristics

Parameter	Sym	Value	Unit
Thermal Resistance, Junction to Case	R <sub>θJC</sub>	1.5	°C/W

Table 2. Absolute Maximum Ratings\*

Parameter	Sym	Value	Unit
Drain-source Voltage	V <sub>DSS</sub>	65	Vdc
Gate-source Voltage	V <sub>GS</sub>	–0.5, 15	Vdc
Total Dissipation at T <sub>C</sub> = 25 °C	P <sub>D</sub>	117	W
Derate Above 25 °C	—	0.67	W/°C
Operating Junction Temperature	T <sub>J</sub>	200	°C
Storage Temperature Range	T <sub>STG</sub>	–65, 150	°C

\* Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 3. ESD Rating\*

AGR21045EF	Minimum (V)	Class
HBM	500	1B
MM	50	A
CDM	1500	4

\* Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. PEAK Devices employs a human-body model (HBM), a machine model (MM), and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114B (HBM), JESD22-A115A (MM), and JESD22-C101A (CDM) standards.

**Caution: MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.**

## Electrical Characteristics

Recommended operating conditions apply unless otherwise specified:  $T_c = 30\text{ }^\circ\text{C}$ .

**Table 4. dc Characteristics**


Parameter	Symbol	Min	Typ	Max	Unit
<b>Off Characteristics</b>					
Drain-source Breakdown Voltage ( $V_{GS} = 0$ , $I_D = 200\mu\text{A}$ )	$V_{(BR)DSS}$	65	—	—	Vdc
Gate-source Leakage Current ( $V_{GS} = 5\text{ V}$ , $V_{DS} = 0\text{ V}$ )	$I_{GSS}$	—	—	2	$\mu\text{Adc}$
Zero Gate Voltage Drain Leakage Current ( $V_{DS} = 28\text{ V}$ , $V_{GS} = 0\text{ V}$ )	$I_{DSS}$	—	—	75	$\mu\text{Adc}$
<b>On Characteristics</b>					
Forward Transconductance ( $V_{DS} = 10\text{ V}$ , $I_D = 0.5\text{ A}$ )	$G_{FS}$	—	3.2	—	S
Gate Threshold Voltage ( $V_{DS} = 10\text{ V}$ , $I_D = 150\mu\text{A}$ )	$V_{GS(TH)}$	2.8	3.4	4.8	Vdc
Gate Quiescent Voltage ( $V_{DS} = 28\text{ V}$ , $I_D = 400\text{ mA}$ )	$V_{GS(Q)}$	3.0	3.8	4.6	Vdc
Drain-source On-voltage ( $V_{GS} = 10\text{ V}$ , $I_D = 0.5\text{ A}$ )	$V_{DS(ON)}$	—	0.22	—	Vdc

**Table 5. RF Characteristics**


Parameter	Symbol	Min	Typ	Max	Unit
<b>Dynamic Characteristics</b>					
Reverse Transfer Capacitance ( $V_{DS} = 28\text{ V}$ , $V_{GS} = 0$ , $f = 1.0\text{ MHz}$ ) (This part is internally matched on both the input and output.)	$C_{RSS}$	—	1.0	—	pF
<b>Functional Tests (in Supplied Test Fixture)</b>					
Common-source Amplifier Power Gain*	$G_{PS}$	13.5	14.5	—	dB
Drain Efficiency*	$\eta$	24	26	—	%
Third-order Intermodulation Distortion* (IM3 distortion measured over 3.84 MHz BW @ $f_1 - 10\text{ MHz}$ and $f_2 + 10\text{ MHz}$ )	IM3	—	-33	-32	dBc
Adjacent Channel Power Ratio* (ACPR measured over BW of 3.84 MHz @ $f_1 - 5\text{ MHz}$ and $f_2 + 5\text{ MHz}$ )	ACPR	—	-37	-35	dBc
Input Return Loss*	IRL	—	-12	-9	dB
Power Output, 1 dB Compression Point ( $V_{DD} = 28\text{ V}$ , $f_c = 2140.0\text{ MHz}$ )	P1dB	42	47	—	W
Output Mismatch Stress ( $V_{DD} = 28\text{ V}$ , $P_{OUT} = 45\text{ W (CW)}$ , $I_{DQ} = 400\text{ mA}$ , $f_c = 2140.0\text{ MHz}$ $V_{SWR} = 10:1$ ; [all phase angles])	$\psi$	No degradation in output power.			

\* 3GPP W-CDMA, typical P/A ratio of 8.5 dB at 0.01% CCDF,  $f_1 = 2135\text{ MHz}$ , and  $f_2 = 2145\text{ MHz}$ .  $V_{DD} = 28\text{ Vdc}$ ,  $I_{DQ} = 400\text{ mA}$ , and  $P_{OUT} = 10\text{ W avg}$ .

Test Circuit Illustrations for AGR21045EF



A. Schematic



www.DataSheet4U.com


Parts List:

- Microstrip line: Z1 0.780 in. x 0.066 in.; Z2 0.225 in. x 0.090 in.; Z3 0.360 in. x 0.090 in.; Z4 0.320 in. x 0.520 in.; Z5 0.050 in. x 0.430 in.; Z6 0.335 in. x 0.330 in.; Z7 0.215 in. x 0.330 in.; Z8 0.450 in. x 0.066 in.; Z9 0.685 in. x 0.066 in.; Z10 0.050 x 0.715 in.
- ATC® chip capacitor: C1, C5: 8.2 pF 100B8R2JW500X; C2, C6 6.8 pF 100B6R8JW500X.
- Kemet® capacitor: C8 0.01  $\mu$ F C1206104K5RAC7800; C9 0.1  $\mu$ F GRM40X7R103K100AL.
- Vitramon® 1206 capacitor: C3, C7: 22,000 pF.
- Sprague® tantalum capacitor: C4, C10: 22  $\mu$ F, 35 V.
- Fair-Rite® ferrite bead: FB1 2743019447.
- 1206 size chip resistor: R1 12  $\Omega$ .
- Taconic® ORCER RF-35: board material, 1 oz. copper, 30 mil thickness,  $\epsilon_r = 3.5$ .

B. Component Layout


Figure 2. AGR21045EF Test Circuit

**Typical Performance Characteristics**



MHz (f)	Zs Ω (Complex Source Impedance)	ZL Ω (Complex Optimum Load Impedance)
2110 (f1)	3.26 – j9.91	5.66 – j6.84
2140 (f2)	3.20 – j9.64	5.49 – j6.61
2170 (f3)	3.13 – j9.41	5.31 – j6.40

www.DataSheet4U.com



**Figure 3. Series Equivalent Input and Output Impedances**

Typical Performance Characteristics (continued)




Figure 4. Two-Tone Power Gain vs. Output Power and  $I_{DQ}$






Figure 5. IMD3 vs. Output Power and  $I_{DQ}$

**Typical Performance Characteristics** (continued)



**Figure 6. IMD vs. Tone Spacing**



**Figure 7. Gain, Efficiency, IMD3, and ACPR vs. Output Power**

Typical Performance Characteristics (continued)




Figure 8. Broadband Performance




Figure 9. Spectral Plot

Typical Performance Characteristics (continued)




Figure 10. AM-AM and AM-PM Characteristics




45 W, 2.110 GHz—2.170 GHz, N-Channel E-Mode, Lateral MOSFET

Package Dimensions

All dimensions are in inches. Tolerances are ±0.005 in. unless specified.

AGR21045EF



Label Notes:

- M before the part number denotes model program. X before the part number denotes engineering prototype.
- The last two letters of the part number denote wafer technology and package type.
- YYWWLL is the date code including place of manufacture: year year work week (YYWW), LL = location (AL = Allentown, PA; T = Thailand). XXXXX = five-digit wafer lot number.
- ZZZZZZ = seven-digit assembly lot number on production parts.
- ZZZZZZZZZZZZ = 12-digit (five-digit lot, two-digit wafer, and five-digit serial number) on models and engineering prototypes.