

16-bit Proprietary Microcontroller

CMOS

F²MC[®]-16LX MB90335 Series

MB90337/F337/V330A

■ DESCRIPTION

The MB90335 series are 16-bit microcontrollers designed for applications, such as personal computer peripheral devices, that require USB communications. The USB feature supports not only 12-Mbps Function operation but also MiniHost operation. It is equipped with functions that are suitable for personal computer peripheral devices such as displays and audio devices, and control of mobile devices that support USB communications. While inheriting the AT architecture of the F²MC* family, the instruction set supports the C language and extended addressing modes and contains enhanced signed multiplication and division instructions as well as a substantial collection of improved bit manipulation instructions. In addition, long word processing is now available by introducing a 32-bit accumulator.

* : F²MC stands for FUJITSU Flexible Microcontroller, a registered trademark of FUJITSU LIMITED.

■ FEATURES

● Clock

- Built-in oscillation circuit and PLL clock frequency multiplication circuit
- Oscillation clock
The machine clock is the oscillation clock divided into 2 (for oscillation 6 MHz : 3 MHz)
Clock for USB is 48 MHz
Machine clock frequency of 6 MHz, 12 MHz or 24 MHz selectable
- Minimum execution time of instruction : 41.6 ns (6 MHz oscillation clock, 4-time multiplied : machine clock 24 MHz and at operating $V_{cc} = 3.3\text{ V}$)


● The maximum memory space:16 MB

- 24-bit addressing
- Bank addressing

(Continued)

■ PACKAGE

64-pin plastic LQFP



(FPT-64P-M09)

(Continued)

- **Instruction system**

- Data types: Bit, Byte, Word, Long word
- Addressing mode (23 types)
- Enhanced high-precision computing with 32-bit accumulator
- Enhance Multiply/Divide instructions with sign and the RETI instruction

- **Instruction system compatible with high-level language (C language) and multitask**

- Employing system stack pointer
- Instruction set symmetry and barrel shift instructions

- **Program Patch Function (2 address pointer)**

- **4-byte instruction queue**

- **Interrupt function**

- Priority levels are programmable
- 20 interrupts

- **Data transfer function**

- Expanded intelligent I/O service function (EI²OS) : Maximum of 16 channels
- μ DMAC : Maximum 16 channels

- **Low Power Consumption Mode**

- Sleep mode (with the CPU operating clock stopped)
- Time - base timer mode (with the oscillator clock and time - base timer operating)
- Stop mode (with the oscillator clock stopped)
- CPU intermittent operation mode (with the CPU operating at fixed intervals of set cycles)

- **Package**

- LQFP-64P (FPT-64P-M09 : 0.65 mm pin pitch)

- **Process : CMOS technology**

- **Operation guaranteed temperature: -40 °C to +85 °C (0 °C to +70 °C when USB is in use)**

■ INTERNAL PERIPHERAL FUNCTION (RESOURCE)

- **I/O port: Max 45 ports**
- **Time-base timer : 1 channel**
- **Watchdog timer : 1 channel**
- **16-bit reload timer : 1 channel**
- **Multi-functional timer**
 - 8/16-bit PPG timer (8-bit × 4 channels or 16-bit × 2 channels) the period and duty of the output pulse can be set by the program.
 - 16-bit PWC timer : 1 channel
Timer function and pulse width measurement function
- **UART : 2 channels**
 - Equipped with Full duplex double buffer with 8-bit length
 - Asynchronous transfer or clock-synchronous serial (I/O extended serial) transfer can be set.
- **Extended I/O serial interface: 1 channel**
- **DTP/External interrupt circuit (8 channels)**
 - Activate the extended intelligent I/O service by external interrupt input
 - Interrupt output by external interrupt input
- **Delayed interrupt output module**
 - Output an interrupt request for task switching
- **USB : 1 channel**
 - USB function (conform to USB 2.0 Full Speed)
 - Supports for Full Speed/Endpoint are specifiable up to six.
 - Dual port RAM (The FIFO mode is supported).
 - Transfer type: Control, Interrupt, Bulk or Isochronous transfer possible
 - USB Mini Host function
- **I²C Interface : 1 channel**
 - Supports Intel SM bus standards and Phillips I²C bus standards
 - Two-wire data transfer protocol specification
 - Master and slave transmission/reception

Note : I²C license :

Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Phillips.

■ PRODUCT LINEUP

1. MB90335 Series

Part number	MB90V330A	MB90F337	MB90337
Type	For evaluation	Built-in FLASH MEMORY	Built-in Mask ROM
ROM capacity	No	64 Kbyte	
RAM capacity	28 Kbyte	4 Kbyte	
Emulator-specific power supply *	Used bit	—	
CPU functions	Number of basic instructions : 351 instructions Minimum instruction execution time : 41.6 ns / at oscillation of 6 MHz (When 4 times is used : Machine clock of 24 MHz) Addressing type : 23 types Program Patch Function : For two address pointers maximum memory space : 16 Mbyte		
Ports	I/O Ports(CMOS) 45 ports		
UART	Equipped with full-duplex double buffer Clock synchronous or asynchronous operation selectable. It can also be used for I/O serial. Built-in special baud-rate generator Built-in 2 channels		
16-bit reload timer	16-bit reload timer operation Built-in 1 channel		
Multi-functional timer	8/16-bit PPG timer (8-bit mode × 4 channels, 16-bit mode × 2 channels) 16-bit PWC timer × 1 channel		
DTP/External interrupt	8 channels Interrupt factor : "L" → "H" edge / "H" → "L" edge / "L" level / "H" level selectable		
I ² C	1 channel		
Extended I/O serial interface	1 channel		
USB	1 channel USB function (conform to USB 2.0 Full Speed) USB Mini-HOST function		
Withstand voltage of 5 V	6 ports (Excluding VBUS and I/O for I ² C)		
Low Power Consumption Mode	Sleep mode/Timebase timer mode/Stop mode/CPU intermittent mode		
Process	CMOS		
Operating voltage VCC	3.3 V ± 0.3 V (at maximum machine clock 24 MHz)		

* : It is setting of Jumper switch (TOOL VCC) when Emulator (MB2147-01) is used. Please refer to the MB2147-01 or MB2147-20 hardware manual (3.3 Emulator-dedicated Power Supply Switching) about details.


■ PACKAGES AND PRODUCT MODELS

Package	MB90337	MB90F337	MB90V330A
FPT-64P-M09 (LQFP-0.65 mm)	○	○	×
PGA-299C-A01 (PGA)	×	×	○

○ : Yes × : No

Note : For detailed information on each package, see "■ PACKAGE DIMENSIONS".

■ PIN ASSIGNMENT



www.DataSheet4U.com

■ PIN DESCRIPTION

Pin no. QFPM09	Pin name	Circuit type*	Status at reset/ function	Function
46 , 47	X0, X1	A	Oscillation status	It is a terminal which connects the oscillator. When connecting an external clock, leave the X1 pin side unconnected.
23	$\overline{\text{RST}}$	F	Reset input	External reset input pin.
25 to 32	P00 to P07	I	Port input (High-Z)	General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD00 to RD07 = 1) by the pull-up resistor setting register (RDR0). (When the power output is set, it is invalid.)
33 to 40	P10 to P17	I		General purpose input/output port. The ports can be set to be added with a pull-up resistor (RD10 to RD17 = 1) by the pull-up resistor setting register (RDR1). (When the power output is set, it is invalid.)
41 to 44	P20 to P23	D		General purpose input/output port.
45	P24	D		General purpose input/output port.
	PPG0			Functions as output pins of PPG timers ch0.
51 to 53	P25 to P27	D		General purpose input/output port.
	PPG1 to PPG3			Functions as output pins of PPG timers ch1 to ch3.
62	P40	H		General purpose input/output port.
	TIN0			Function as event input pin of 16-bit reload timer.
63	P41	H		General purpose input/output port.
	TOT0			Function as output pin of 16-bit reload timer.
11	P42	H		General purpose input/output port.
	SIN0			Functions as a data input pin for UART ch0.
12	P43	H		General purpose input/output port.
	SOT0			Functions as a data output pin for UART ch0.
13	P44	H		General purpose input/output port.
	SCK0			Functions as a clock I/O pin for UART ch0.
14	P45	H		General purpose input/output port.
	SIN1			Functions as a data input pin for UART ch1.
15	P46	H		General purpose input/output port.
	SOT1		Functions as a data output pin for UART ch1.	
16	P47	H	General purpose input/output port.	
	SCK1		Functions as a clock I/O pin for UART ch1.	
50	P50	K	General purpose input/output port.	
64	P51	K	General purpose input/output port.	
17, 18	P52, P53	K	General purpose input/output port.	
24	P54	K	General purpose input/output port.	

* : For circuit information, see "■ I/O CIRCUIT TYPE".

(Continued)

(Continued)

Pin no. QFPM09	Pin name	Circuit type*	Status at reset/ function	Function
54, 55	P60, P61	C	Port input (High-Z)	General purpose input/output port. (withstand voltage of 5 V)
	INT0, INT1			Functions as the input pin for external interrupt ch0 and ch1.
56	P62	C		General purpose input/output port. (withstand voltage of 5 V)
	INT2			Functions as the input pin for external interrupt ch2.
	SIN			Data input pin for simple serial IO.
57	P63	C		General purpose input/output port. (withstand voltage of 5 V)
	INT3			Functions as the input pin for external interrupt ch3.
	SOT			Data output pin for simple serial IO
58	P64	C		General purpose input/output port. (withstand voltage of 5 V)
	INT4			Functions as the input pin for external interrupt ch4.
	SCK			Clock I/O pin for simple serial IO.
59	P65	C		General purpose input/output port. (withstand voltage of 5 V)
	INT5			Functions as the input pin for external interrupt ch5.
	PWC			Functions as the PWC input pin.
60	P66	C		General purpose input/output port.
	INT6			Functions as the input pin for external interrupt ch6.
	SCL0			Functions as the input/output pin for I ² C interface clock. The port output must be placed in High-Z state during I ² C interface operation.
61	P67	C		General purpose input/output port.
	INT7			Functions as the input pin for external interrupt ch7.
	SDA0			Functions as the I ² C interface data input/output pin. The port output must be placed in High-Z state during I ² C interface operation.
1	VBUS	C	VBUS input	Status detection pin of USB cable.
3	DVM	J	USB input (SUSPEND)	USB function D – pin.
4	DVP	J		USB function D + pin.
7	HVM	J		USB Mini Host D – pin.
8	HVP	J		USB Mini Host D + pin.
10	HCONX	E	High output	External pull-up resistor connection pin.
21, 22	MD1, MD0	B	Mode input Pin	Input pin for selecting operation mode.
20	MD2	G		
5	Vcc	—	Power supply	Power supply pin.
9	Vcc	—		Power supply pin.
49	Vcc	—		Power supply pin.
2	Vss	—		Power supply pin (GND).
6	Vss	—		Power supply pin (GND).
19	Vss	—		Power supply pin (GND).
48	Vss	—		Power supply pin (GND).

* : For circuit information, see "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE

Type	Circuit	Remarks
A	<p>Clock input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> Oscillation feedback resistance : approx. 1 MΩ With standby control
B	<p>Hysteresis input</p>	<ul style="list-style-type: none"> CMOS hysteresis input
C	<p>Nch</p> <p>Nout</p> <p>Hysteresis input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> Hysteresis input Nch open drain output
D	<p>Pch</p> <p>Pout</p> <p>Nch</p> <p>Nout</p> <p>Hysteresis input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> CMOS output CMOS hysteresis input (With input interception function at standby) <p>Note :</p> <ul style="list-style-type: none"> The I/O ports and internal resources share one output buffer for their outputs. The I/O port and internal resources share one input buffer for their input.
E	<p>Pch</p> <p>Pout</p> <p>Nch</p> <p>Nout</p>	<ul style="list-style-type: none"> CMOS output
F	<p>Hysteresis input</p>	<ul style="list-style-type: none"> CMOS hysteresis input with pull-up Resistor approx. 50 kΩ
G	<p>Hysteresis input</p>	<ul style="list-style-type: none"> CMOS hysteresis input with pull-down Resistor approx. 50 kΩ FLASH product is not provided with pull-down resistor.

(Continued)

(Continued)

Type	Circuit	Remarks
H	<p>Open drain control signal</p> <p>Hysteresis input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> • CMOS output • CMOS hysteresis input (With input interception function at standby) With open drain control signal
I	<p>CTL</p> <p>CMOS input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> • CMOS output • CMOS input (With input interception function at standby) Programmable pull-up Resistor approx. 50 kΩ
J	<p>D + input</p> <p>D-input</p> <p>Differential input</p> <p>Full D + output</p> <p>Full D-output</p> <p>Low D + output</p> <p>Low D-output</p> <p>Direction</p> <p>Speed</p>	<ul style="list-style-type: none"> • USB I/O pin
K	<p>CMOS input</p> <p>Standby control signal</p>	<ul style="list-style-type: none"> • CMOS output • CMOS input (With input interception function at standby)

■ HANDLING DEVICES

1. Preventing latchup and turning on power supply

Latchup may occur on CMOS IC under the following conditions:

1. If a voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins.
2. A voltage higher than the rated voltage is applied between V_{CC} and V_{SS} .


When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using CMOSICs, take great care to prevent the occurrence of latchup.

2. Treatment of unused pins

Leaving unused input pins open may cause a malfunction. These pins must therefore be set to a pull-up or pull-down state.

3. About the attention when the external clock is used

- Using external clock



4. Treatment of power supply pins (V_{CC}/V_{SS})

When the device is provided with multiple V_{CC} and V_{SS} pins, be sure to connect all of the power pins to the power supply and ground outside the device to reduce latch-up and unwanted radiation, prevent the strobe signal from malfunctioning due to a rise of ground level, and to follow the standards of total output current for device design reasons. The power supply source should be connected to the V_{CC} and V_{SS} of this device at the lowest possible impedance. It is also advisable to connect a bypass capacitor of approximately $0.1 \mu\text{F}$ between V_{CC} and V_{SS} near this device.

5. About crystal oscillator circuit

Noise near the X0/X1 pin may cause the device to malfunction. When designing the artwork for a PC board using the microcontroller, it is strongly advisable to place the X0/X1 and crystal (ceramic) oscillator, and the bypass capacitor leading to the ground as close to one another as possible and prevent their writing patterns from crossing other patterns as possible because stable operation can be expected with such a layout.

6. Caution on Operations during PLL Clock Mode

Even if the oscillator comes off or the clock input stops with the PLL clock selected for this microcontroller, the microcontroller may continue to operate at the free-running frequency of the PLL internal automatic oscillator circuit. Performance of this operation, however, cannot be guaranteed.

7. Stabilization of supply voltage


A sudden change in the supply voltage may cause the device to malfunction even within the V_{CC} supply voltage operating range. For stabilization reference, the supply voltage should be controlled so that V_{CC} ripple variations (peak-to-peak values) at commercial frequencies (50 MHz to 60 MHz) fall below 10% of the standard V_{CC} supply voltage and the transient regulation does not exceed 0.1 V/ms at temporary changes such as power supply switching.

8. Writing to flash memory

For serial writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.13 V and 3.6 V.


For normal writing to flash memory, always make sure that the operating voltage V_{CC} is between 3.0 V and 3.6 V.

■ BLOCK DIAGRAM



MEMORY MAP

Single chip mode (ROM mirror function)




Memory Map of MB90335 Series

- Notes :
- When the ROM mirror function register has been set, the mirror image data at higher addresses (“FF8000H to FFFFFFFH”) of bank FF is visible from the higher addresses (“008000H to 00FFFFH”) of bank 00.
 - For setting the ROM mirror function, see “16. ROM mirror function select module” in “PERIPHERAL RESOURCES”.


- Reference :
- The ROM mirror function is for using the C compiler small model.
 - The lower 16-bit addresses of bank FF are equivalent to those of bank 00. Since the ROM area in bank FF exceeds 48 Kbytes, however, the mirror image of all the data in the ROM area cannot be reproduced in bank 00.
 - When the C compiler small model is used, the data table mirror image can be shown at “008000H to 00FFFFH” by storing the data table at “FF8000H to FFFFFFFH”. Therefore, data tables in the ROM area can be referenced without declaring the far addressing with the pointer.

■ F²MC-16L CPU PROGRAMMING MODEL


- Dedicated register



- General purpose registers



- Processor status



I/O MAP

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
00000H	PDR0	Port 0 Data Register	R/W	Port 0	XXXXXXXX _B
00001H	PDR1	Port 1 Data Register	R/W	Port 1	XXXXXXXX _B
00002H	PDR2	Port 2 Data Register	R/W	Port 2	XXXXXXXX _B
00003H	Prohibited				
00004H	PDR4	Port 4 Data Register	R/W	Port 4	XXXXXXXX _B
00005H	PDR5	Port 5 Data Register	R/W	Port 5	--- XXXXX _B
00006H	PDR6	Port 6 Data Register	R/W	Port 6	XXXXXXXX _B
00007H to 0000FH	Prohibited				
00010H	DDR0	Port 0 Direction Register	R/W	Port 0	0 0 0 0 0 0 0 0 _B
00011H	DDR1	Port 1 Direction Register	R/W	Port 1	0 0 0 0 0 0 0 0 _B
00012H	DDR2	Port 2 Direction Register	R/W	Port 2	0 0 0 0 0 0 0 0 _B
00013H	Prohibited				
00014H	DDR4	Port 4 Direction Register	R/W	Port 4	0 0 0 0 0 0 0 0 _B
00015H	DDR5	Port 5 Direction Register	R/W	Port 5	--- 0 0 0 0 0 _B
00016H	DDR6	Port 6 Direction Register	R/W	Port 6	0 0 0 0 0 0 0 0 _B
00017H to 0001AH	Prohibited				
0001BH	ODR4	Port 4 Output Pin Register	R/W	Port 4 (OD control)	0 0 0 0 0 0 0 0 _B
0001CH	RDR0	Port 0 Pull-up Resistance Register	R/W	Port 0 (PULL-UP)	0 0 0 0 0 0 0 0 _B
0001DH	RDR1	Port 1 Pull-up Resistance Register	R/W	Port 1 (PULL-UP)	0 0 0 0 0 0 0 0 _B
0001EH to 0001FH	Prohibited				
00020H	SMR0	Serial Mode Register ch0	R/W	UART0	0 0 1 0 0 0 0 0 _B
00021H	SCR0	Serial Control Register ch0	R/W		0 0 0 0 0 1 0 0 _B
00022H	SIDR0	Serial Input Data Register ch0	R		XXXXXXXX _B
	SODR0	Serial Output Data Register ch0	W		
00023H	SSR0	Serial Status Register ch0	R/W		0 0 0 0 1 0 0 0 _B
00024H	UTLRL0	UART Prescaler Reload Register ch0	R/W	Communication Prescaler (UART0)	0 0 0 0 0 0 0 0 _B
00025H	UTCRC0	UART Prescaler Control Register ch0	R/W		0 0 0 0 - 0 0 0 _B
00026H	SMR1	Serial Mode Register ch1	R/W	UART1	0 0 1 0 0 0 0 0 _B
00027H	SCR1	Serial Control Register ch1	R/W		0 0 0 0 0 1 0 0 _B
00028H	SIDR1	Serial Input Data Register ch1	R		XXXXXXXX _B
	SODR1	Serial Output Data Register ch1	W		
00029H	SSR1	Serial Status Register ch1	R/W		0 0 0 0 1 0 0 0 _B

(Continued)

MB90335 Series

 Preliminary
 2004.01.09

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
00002A _H	UTRLR1	UART Prescaler Reload Register ch1	R/W	Communication Prescaler (UART1)	0 0 0 0 0 0 0 0 _B
00002B _H	UTCR1	UART Prescaler Control Register ch1	R/W		0 0 0 0 - 0 0 0 _B
00002C _H to 00003B _H	Prohibited				
00003C _H	ENIR	Interrupt/DTP Enable Register	R/W	DTP/External interrupt	0 0 0 0 0 0 0 0 _B
00003D _H	EIRR	Interrupt/DTP source Register	R/W		0 0 0 0 0 0 0 0 _B
00003E _H	ELVR	Request Level Setting Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00003F _H		Request Level Setting Register Higher	R/W		0 0 0 0 0 0 0 0 _B
000040 _H to 000045 _H	Prohibited				
000046 _H	PPGC0	PPG0 Operation Mode Control Register	R/W	PPG ch0	0X0 0 0XX1 _B
000047 _H	PPGC1	PPG1 Operation Mode Control Register	R/W	PPG ch1	0X0 0 0 0 0 1 _B
000048 _H	PPGC2	PPG2 Operation Mode Control Register	R/W	PPG ch2	0X0 0 0XX1 _B
000049 _H	PPGC3	PPG3 Operation Mode Control Register	R/W	PPG ch3	0X0 0 0 0 0 1 _B
00004A _H to 00004B _H	Prohibited				
00004C _H	PPG01	PPG0 and PPG1 Output Control Register	R/W	PPG ch0/1	0 0 0 0 0 0XX _B
00004D _H	Prohibited				
00004E _H	PPG23	PPG2 and PPG3 Output Control Register	R/W	PPG ch2/3	0 0 0 0 0 0 XX _B
00004F _H to 000057 _H	Prohibited				
000058 _H	SMCS	Serial Mode Control Status Register	R/W	Extended Serial I/O	XXXX0 0 0 0 _B
000059 _H			R/W		0 0 0 0 0 0 1 0 _B
00005A _H	SDR	Serial Data Register	R/W		XXXXXXXX _B
00005B _H	SDCR	Communication Prescaler Control Register	R/W	Communication Prescaler	0XXX0 0 0 0 _B
00005C _H	PWCSR	PWC Control Status Register	R/W	16-bit PWC Timer	0 0 0 0 0 0 0 0 _B
00005D _H			R/W		0 0 0 0 0 0 0 X _B
00005E _H	PWCR	PWC Data Buffer Register	R/W		0 0 0 0 0 0 0 0 _B
00005F _H			R/W		0 0 0 0 0 0 0 0 _B
000060 _H	DIVR	PWC Dividing Ratio Register	R/W		----- 0 0 _B
000061 _H	Prohibited				
000062 _H	TMCSR0	Timer control status Register	R/W	16-bit Reload Timer	0 0 0 0 0 0 0 0 _B
000063 _H			R/W		XXXX 0 0 0 0 _B
000064 _H	TMR0	16-bit Timer Register Lower	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register Lower	W		XXXXXXXX _B
000065 _H	TMR0	16-bit Timer Register Higher	R		XXXXXXXX _B
	TMRLR0	16-bit Reload Register Higher	W		XXXXXXXX _B

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
000066H to 00006EH	Prohibited				
00006FH	ROMM	ROM Mirroring Function Selection Register	W	ROM Mirror Function Selection Module	----- 1 1 _B
000070H	IBSR0	I ² C Bus Status Register	R	I ² C Bus Interface	0 0 0 0 0 0 0 0 _B
000071H	IBCR0	I ² C Bus Control Register	R/W		0 0 0 0 0 0 0 0 _B
000072H	ICCR0	I ² C Bus Clock Selection Register	R/W		XX 0 XXXXX _B
000073H	IADR0	I ² C Bus Address Register	R/W		XXXXXXXX _B
000074H	IDAR0	I ² C Bus Data Register	R/W		XXXXXXXX _B
000075H to 00009AH	Prohibited				
00009BH	DCSR	DMA Descriptor Channel Specification Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
00009CH	DSRL	DMA Status Register Lower	R/W		0 0 0 0 0 0 0 0 _B
00009DH	DSRH	DMA Status Register Higher	R/W		0 0 0 0 0 0 0 0 _B
00009EH	PACSR	Program Address Detection Control Status Register	R/W	Address Match Detection	0 0 0 0 0 0 0 0 _B
00009FH	DIRR	Delayed Interrupt Source generate/release Register	R/W	Delayed Interrupt	----- 0 _B
0000A0H	LPMCR	Low Power Consumption Mode Register	R/W	Low Power Consumption control circuit	0 0 0 1 1 0 0 0 _B
0000A1H	CKSCR	Clock Selection Register	R/W	Clock	1 1 1 1 1 1 0 0 _B
0000A2H	Prohibited				
0000A3H	Prohibited				
0000A4H	DSSR	DMA Stop Status Register	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000A5H to 0000A7H	Prohibited				
0000A8H	WDTC	Watchdog Control Register	R/W	Watchdog Timer	X - XXX 1 1 1 _B
0000A9H	TBTC	Time-base Timer Control Register	R/W	Time-base Timer	1 - - 0 0 1 0 0 _B
0000AAH	Prohibited				
0000ABH	Prohibited				
0000ACH	DERL	DMA Enable Register Lower	R/W	μDMAC	0 0 0 0 0 0 0 0 _B
0000ADH	DERH	DMA Enable Register Higher	R/W		0 0 0 0 0 0 0 0 _B
0000AEH	FMCR	Flash Memory Control Status Register	R/W	FLASH MEMORY I/F	0 0 0 X 0 0 0 0 _B
0000AFH	Prohibited				

(Continued)

MB90335 Series

Preliminary
2004.01.09

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000B0H	ICR00	Interrupt Control Register 00	R/W	Interrupt Controller	0 0 0 0 0 1 1 1 1 _B
0000B1H	ICR01	Interrupt Control Register 01	R/W		0 0 0 0 0 1 1 1 1 _B
0000B2H	ICR02	Interrupt Control Register 02	R/W		0 0 0 0 0 1 1 1 1 _B
0000B3H	ICR03	Interrupt Control Register 03	R/W		0 0 0 0 0 1 1 1 1 _B
0000B4H	ICR04	Interrupt Control Register 04	R/W		0 0 0 0 0 1 1 1 1 _B
0000B5H	ICR05	Interrupt Control Register 05	R/W		0 0 0 0 0 1 1 1 1 _B
0000B6H	ICR06	Interrupt Control Register 06	R/W		0 0 0 0 0 1 1 1 1 _B
0000B7H	ICR07	Interrupt Control Register 07	R/W		0 0 0 0 0 1 1 1 1 _B
0000B8H	ICR08	Interrupt Control Register 08	R/W		0 0 0 0 0 1 1 1 1 _B
0000B9H	ICR09	Interrupt Control Register 09	R/W		0 0 0 0 0 1 1 1 1 _B
0000BAH	ICR10	Interrupt Control Register 10	R/W		0 0 0 0 0 1 1 1 1 _B
0000BBH	ICR11	Interrupt Control Register 11	R/W		0 0 0 0 0 1 1 1 1 _B
0000BCH	ICR12	Interrupt Control Register 12	R/W		0 0 0 0 0 1 1 1 1 _B
0000BDH	ICR13	Interrupt Control Register 13	R/W		0 0 0 0 0 1 1 1 1 _B
0000BEH	ICR14	Interrupt Control Register 14	R/W		0 0 0 0 0 1 1 1 1 _B
0000BFH	ICR15	Interrupt Control Register 15	R/W		0 0 0 0 0 1 1 1 1 _B
0000C0H	HCNT0	USB Host Control Register 0	R/W	USB Mini HOST	0 0 0 0 0 0 0 0 _B
0000C1H	HCNT1	USB Host Control Register 1	R/W		0 0 0 0 0 0 0 1 _B
0000C2H	HIRQ	USB Host Interruption Register	R/W		0 0 0 0 0 0 0 0 _B
0000C3H	HERR	USB Host Error Status Register	R/W		0 0 0 0 0 0 1 1 _B
0000C4H	HSTATE	USB Host State Status Register	R/W		XX 0 1 0 0 1 0 _B
0000C5H	HFCOMP	USB SOF Interrupt FRAME compare Register	R/W		0 0 0 0 0 0 0 0 _B
0000C6H	HRTIMER	USB Retry Timer Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000C7H		USB Retry Timer Setting Register 1	R/W		0 0 0 0 0 0 0 0 _B
0000C8H		USB Retry Timer Setting Register 2	R/W		XXXXXX 0 0 _B
0000C9H	HADR	USB Host Address Register	R/W		X 0 0 0 0 0 0 0 _B
0000CAH	HEOF	USB EOF Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000CBH		USB EOF Setting Register 1	R/W		XX 0 0 0 0 0 0 _B
0000CCH	HFRAME	USB FRAME Setting Register 0	R/W		0 0 0 0 0 0 0 0 _B
0000CDH		USB FRAME Setting Register 1	R/W		XXXXX 0 0 0 _B
0000CEH	HTOKEN	USB Host Token End Point Register	R/W	0 0 0 0 0 0 0 0 _B	
0000CFH	Prohibited				
0000D0H	UDCC	UDC Control Register	R/W	USB function	1 0 1 0 0 0 0 0 _B
0000D1H	Prohibited				

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000D2 _H	EP0C	EP0 Control Register	R/W	USB Function	X 1 0 0 0 0 0 0 _B
0000D3 _H			R/W		XXXX 0 0 0 X _B
0000D4 _H	EP1C	EP1 Control Register	R/W		0 0 0 0 0 0 0 0 _B
0000D5 _H			R/W		0 1 1 0 0 0 0 1 _B
0000D6 _H	EP2C	EP2 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D7 _H			R/W		0 1 1 0 0 0 0 0 _B
0000D8 _H	EP3C	EP3 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000D9 _H			R/W		0 1 1 0 0 0 0 0 _B
0000DA _H	EP4C	EP4 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DB _H			R/W		0 1 1 0 0 0 0 0 _B
0000DC _H	EP5C	EP5 Control Register	R/W		0 1 0 0 0 0 0 0 _B
0000DD _H			R/W		0 1 1 0 0 0 0 0 _B
0000DE _H	TMSP	Time Stamp Register	R		0 0 0 0 0 0 0 0 _B
0000DF _H			R/W		0 0 0 0 0 0 0 0 _B
0000E0 _H	UDCS	UDC Status Register	R/W		0 0 0 0 0 0 0 0 _B
0000E1 _H	UDCIE	Interrupt Enable Register	R/W		0 0 0 0 0 0 0 0 _B
0000E2 _H	EP0IS	EP0I Status Register	R/W		XXXXXXXX _B
0000E3 _H			R/W		1 0 XXX 1 XX _B
0000E4 _H	EP0OS	EP0O Status Register	R/W		XXXXXXXX _B
0000E5 _H			R/W		1 0 0 XX 0 0 X _B
0000E6 _H	EP1S	EP1 Status Register	R		XXXXXXXX _B
0000E7 _H			R/W		1 0 0 0 0 0 0 X _B
0000E8 _H	EP2S	EP2 Status Register	R		XXXXXXXX _B
0000E9 _H			R/W		1 0 0 0 0 0 0 X _B
0000EA _H	EP3S	EP3 Status Register	R		XXXXXXXX _B
0000EB _H			R/W		1 0 0 0 0 0 0 X _B
0000EC _H	EP4S	EP4 Status Register	R		XXXXXXXX _B
0000ED _H			R/W		1 0 0 0 0 0 0 X _B
0000EE _H	EP5S	EP5 Status Register	R		XXXXXXXX _B
0000EF _H			R/W		1 0 0 0 0 0 0 X _B
0000F0 _H	EP0DT	EP0 Data Register	R/W		XXXXXXXX _B
0000F1 _H			R/W		XXXXXXXX _B
0000F2 _H	EP1DT	EP1 Data Register	R/W	XXXXXXXX _B	
0000F3 _H			R/W	XXXXXXXX _B	
0000F4 _H	EP2DT	EP2 Data Register	R/W	XXXXXXXX _B	
0000F5 _H			R/W	XXXXXXXX _B	
0000F6 _H	EP3DT	EP3 Data Register	R/W	XXXXXXXX _B	
0000F7 _H			R/W	XXXXXXXX _B	
0000F8 _H	EP4DT	EP4 Data Register	R/W	XXXXXXXX _B	
0000F9 _H			R/W	XXXXXXXX _B	

(Continued)

MB90335 Series

Preliminary
2004.01.09

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
0000FA _H	EP5DT	EP5 Data Register	R/W	USB Function	XXXXXXXX _B
0000FB _H			R/W		XXXXXXXX _B
0000FC _H to 0000FF _H	Prohibited				
000100 _H to 001100 _H	RAM Area				
001FF0 _H	PADR0	Program Address Detection Register ch0 Lower	R/W	Address Match Detection	XXXXXXXX _B
001FF1 _H		Program Address Detection Register ch0 Middle	R/W		XXXXXXXX _B
001FF2 _H		Program Address Detection Register ch0 Higher	R/W		XXXXXXXX _B
001FF3 _H	PADR1	Program Address Detection Register ch1 Lower	R/W		XXXXXXXX _B
001FF4 _H		Program Address Detection Register ch1 Middle	R/W		XXXXXXXX _B
001FF5 _H		Program Address Detection Register ch1 Higher	R/W		XXXXXXXX _B
007900 _H	PRL0	PPG Reload Register Lower ch0	R/W	PPG ch0	XXXXXXXX _B
007901 _H	PRLH0	PPG Reload Register Higher ch0	R/W		XXXXXXXX _B
007902 _H	PRL1	PPG Reload Register Lower ch1	R/W	PPG ch1	XXXXXXXX _B
007903 _H	PRLH1	PPG Reload Register Higher ch1	R/W		XXXXXXXX _B
007904 _H	PRL2	PPG Reload Register Lower ch2	R/W	PPG ch2	XXXXXXXX _B
007905 _H	PRLH2	PPG Reload Register Higher ch2	R/W		XXXXXXXX _B
007906 _H	PRL3	PPG Reload Register Lower ch3	R/W	PPG ch3	XXXXXXXX _B
007907 _H	PRLH3	PPG Reload Register Higher ch3	R/W		XXXXXXXX _B
007908 _H to 00790B _H	Prohibited				
00790C _H	FWR0	Flash Program Control Register 0	R/W	Flash	0 0 0 0 0 0 0 0 _B
00790D _H	FWR1	Flash Program Control Register 1	R/W	Flash	0 0 0 0 0 0 0 0 _B
00790E _H	SSR0	Sector Conversion Setting Register	R/W	Flash	0 0 XXXXX0 _B
00790F _H to 00791F _H	Prohibited				

(Continued)

(Continued)

Address	Register abbreviation	Register	Read/Write	Resource name	Initial Value
007920 _H	DBAPL	DMA Buffer Address Pointer Lower 8-bit	R/W	μDMAC	XXXXXXXX _B
007921 _H	DBAPM	DMA Buffer Address Pointer Middle 8-bit	R/W		XXXXXXXX _B
007922 _H	DBAPH	DMA Buffer Address Pointer Higher 8-bit	R/W		XXXXXXXX _B
007923 _H	DMACS	DMA Control Register	R/W		XXXXXXXX _B
007924 _H	DIOAL	DMA I/O Register Address Pointer Lower 8-bit	R/W		XXXXXXXX _B
007925 _H	DIOAH	DMA I/O Register Address Pointer Higher 8-bit	R/W		XXXXXXXX _B
007926 _H	DDCTL	DMA Data Counter Lower 8-bit	R/W		XXXXXXXX _B
007927 _H	DDCTH	DMA Data Counter Higher 8-bit	R/W		XXXXXXXX _B
007928 _H to 007FFF _H	Prohibited				

- Explanation on read/write

R/W Read and write enabled

R Read only

W Write only

- Explanation of initial values

0 : Initial Value is "0".

1 : Initial Value is "1".

X : Initial Value is undefined.

- : Initial Value is undefined (None).

Note : No IO instruction can be used for registers located between 007900_H to 007FFF_H.

- ◎ : Available. EI²OS stop function provided (The interrupt request flag is cleared by the interrupt clear signal. There is a stop demand.)
- : Available (The interrupt request flag is cleared by the interrupt clear signal).
- △ : Available when any interrupt source sharing ICR is not used.
- × : Unavailable
- If the same interrupt control register (ICR) has two interrupt factors and the use of the EI²OS is permitted, the EI²OS is activated when either of the factors is detected. As any interrupt other than the activation factor is masked while the EI²OS is running, it is recommended that you should mask either of the interrupt requests when using the EI²OS.
- The interrupt flag is cleared by the EI²OS interrupt clear signal for the resource that has two interrupt factors in the same interrupt control register (ICR).

Note : If a resource has two interrupt sources for the same interrupt number, both of the interrupt request flags are cleared by the μ DMAC interrupt clear signal. Therefore, when you use either of two interrupt factors for the DMAC function, another interrupt function is disabled. Set the interrupt request permission bit to " 0 " in the appropriate resource, and take measures by software polling.

■ USB INTERRUPT FACTOR CONTENTS

USB interrupt factor	Details
USB function 1	End Point0-IN, EndPoint 0-OUT
USB function 2	End Point 1-5
USB function 3	VOFF, VON, SUSP, SOF, BRST, WKOP, COHF
USB function 4	SPIT
USB Mini-HOST1	DIRQ, CHHIRQ, URIRQ, RWKIRQ
USB Mini-HOST2	SOFIRQ, CMPIRQ

■ PERIPHERAL RESOURCES**1. I/O port**

- The I/O ports are used as general-purpose input/output ports (parallel I/O ports). MB90335 series model is provided with 6 ports (45 inputs) . The ports function as input/output pins for peripheral functions also.
- An I/O port, using port data register (PDR) , outputs the output data to I/O pin and input a signal input to I/O port. The port direction register (DDR) specifies direction of input/output of I/O pins on a bit-by-bit basis.
- The following table lists the I/O ports and the peripheral functions with which they share pins.

	Port pin name	Pin Name (Peripheral)	Peripheral Function that Shares Pin
Port 0	P00 to P07	—	
Port 1	P10 to P17	—	
Port 2	P20 to P23	—	
	P24 to P27	PPG0 to PPG3	8/16 bit PPG timer 0, 1
Port 4	P40, P41	TIN0, TOT0	16-bit reload timer
	P42 to P47	SIN0, SOT0, SCK0, SIN1, SOT1, SCK1	UART0, 1
Port 5	P50 to P54	—	
Port 6	P60, P61	INT0, INT1	External interrupt
	P62 to P64	INT2 to INT4, SIN, SOT, SCK	External interrupt, serial IO
	P65	INT5, PWC	External interrupt, PWC
	P66, P67	INT6, INT7, SCL0, SDA0	External interrupt, I ² C

• Register list (port data register)

PDR0	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 000000H	P07	P06	P05	P04	P03	P02	P01	P00	XXXXXXXX _B	R/W*
PDR1	15	14	13	12	11	10	9	8		
Address : 000001H	P17	P16	P15	P14	P13	P12	P11	P10	XXXXXXXX _B	R/W*
PDR2	7	6	5	4	3	2	1	0		
Address : 000002H	P27	P26	P25	P24	P23	P22	P21	P20	XXXXXXXX _B	R/W*
PDR4	7	6	5	4	3	2	1	0		
Address : 000004H	P47	P46	P45	P44	P43	P42	P41	P40	XXXXXXXX _B	R/W*
PDR5	15	14	13	12	11	10	9	8		
Address : 000005H	—	—	—	P54	P53	P52	P51	P50	---XXXXX _B	R/W*
PDR6	7	6	5	4	3	2	1	0		
Address : 000006H	P67	P66	P65	P64	P63	P62	P61	P60	XXXXXXXX _B	R/W*

* : R/W access to I/O ports is a bit different in behavior from R/W access to memory as follows:

• Input mode

Read : The level at the relevant pin is read.

Write : Data is written to the output latch.

• Output mode

Read : The data register latch value is read.

Write : Data is output to the relevant pin.

- Register list (port direction register)

Register	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Initial Value	Access						
DDR0	7	6	5	4	3	2	1	00000000 _B	R/W						
	Address : 000010 _H <table border="1" style="display: inline-table;"><tr><td>D07</td><td>D06</td><td>D05</td><td>D04</td><td>D03</td><td>D02</td><td>D01</td><td>D00</td></tr></table>									D07	D06	D05	D04	D03	D02
D07	D06	D05	D04	D03	D02	D01	D00								
DDR1	15	14	13	12	11	10	9	00000000 _B	R/W						
	Address : 000011 _H <table border="1" style="display: inline-table;"><tr><td>D17</td><td>D16</td><td>D15</td><td>D14</td><td>D13</td><td>D12</td><td>D11</td><td>D10</td></tr></table>									D17	D16	D15	D14	D13	D12
D17	D16	D15	D14	D13	D12	D11	D10								
DDR2	7	6	5	4	3	2	1	00000000 _B	R/W						
	Address : 000012 _H <table border="1" style="display: inline-table;"><tr><td>D27</td><td>D26</td><td>D25</td><td>D24</td><td>D23</td><td>D22</td><td>D21</td><td>D20</td></tr></table>									D27	D26	D25	D24	D23	D22
D27	D26	D25	D24	D23	D22	D21	D20								
DDR4	7	6	5	4	3	2	1	00000000 _B	R/W						
	Address : 000014 _H <table border="1" style="display: inline-table;"><tr><td>D47</td><td>D46</td><td>D45</td><td>D44</td><td>D43</td><td>D42</td><td>D41</td><td>D40</td></tr></table>									D47	D46	D45	D44	D43	D42
D47	D46	D45	D44	D43	D42	D41	D40								
DDR5	15	14	13	12	11	10	9	--- 00000 _B	R/W						
	Address : 000015 _H <table border="1" style="display: inline-table;"><tr><td>—</td><td>—</td><td>—</td><td>D54</td><td>D53</td><td>D52</td><td>D51</td><td>D50</td></tr></table>									—	—	—	D54	D53	D52
—	—	—	D54	D53	D52	D51	D50								
DDR6	7	6	5	4	3	2	1	00000000 _B	R/W						
	Address : 000016 _H <table border="1" style="display: inline-table;"><tr><td>D67</td><td>D66</td><td>D65</td><td>D64</td><td>D63</td><td>D62</td><td>D61</td><td>D60</td></tr></table>									D67	D66	D65	D64	D63	D62
D67	D66	D65	D64	D63	D62	D61	D60								

- When each pin is serving as a port, the corresponding pin is controlled as follows:

0 : Input mode
1 : Output mode

This bit becomes 0 after a reset.

Note : If these registers are accessed by a read modify write instruction (such as a bit set instruction) , the bits manipulated by the instruction are set to prescribed values but those other bits in output registers which have been set for input are rewritten to the current input values of the pins. When switching a pin from input port to output port, therefore, write a desired value in the PDR first, then set the DDR to switch the pin for output.

- Register list (Port pull-up register)

Register	Bit	Bit	Bit	Bit	Bit	Bit	Bit	Initial Value	Access						
RDR0	7	6	5	4	3	2	1	00000000 _B	R/W						
	Address : 00001C _H <table border="1" style="display: inline-table;"><tr><td>RD07</td><td>RD06</td><td>RD05</td><td>RD04</td><td>RD03</td><td>RD02</td><td>RD01</td><td>RD00</td></tr></table>									RD07	RD06	RD05	RD04	RD03	RD02
RD07	RD06	RD05	RD04	RD03	RD02	RD01	RD00								
RDR1	15	14	13	12	11	10	9	00000000 _B	R/W						
	Address : 00001D _H <table border="1" style="display: inline-table;"><tr><td>RD17</td><td>RD16</td><td>RD15</td><td>RD14</td><td>RD13</td><td>RD12</td><td>RD11</td><td>RD10</td></tr></table>									RD17	RD16	RD15	RD14	RD13	RD12
RD17	RD16	RD15	RD14	RD13	RD12	RD11	RD10								

Controls the pull-up resistor in input mode.

0 : Without pull-up resistor in input mode.
1 : With Pull-up resistor in input mode.

Meaningless in output mode (without pull-up resistor) ./ The input/output register is decided by the setting of the direction register (DDR) .

No pull-up resistor is used in stop mode (SPL = 1).

- Register list (output pin register)

ODR4	7	6	5	4	3	2	1	0	Initial Value	Access
Address : 00001B _H	OD47	OD46	OD45	OD44	OD43	OD42	OD41	OD40	00000000 _B	R/W


Controls open-drain output in output mode.

0 : Serves as a standard output port in output mode.


1 : Serves as an open-drain output port in output mode.

Meaningless in input mode. (output High-Z) / The input/output register is decided by the setting of the direction register (DDR) .

- Block diagram of port 0 pin and port1 pin



- Block diagram of port 2 pin, port 4 pin, port 5 pin and port 6 pin



2. Time-base timer

- The time-base timer is an 18-bit free-running counter (time-base timer counter) that counts in synchronization with the main clock (2 cycles of the oscillation clock HCLK).
- Four different time intervals can be selected, for each of which an interrupt request can be generated.
- Operating clock signals are supplied to peripheral resources such as the oscillation stabilization wait timer and watchdog timer.

• Interval time of time-base timer

Internal count clock cycle	Interval time
2/HCLK (0.33 μ s)	2^{12} /HCLK (Approx. 0.68 ms)
	2^{14} /HCLK (Approx. 2.7 ms)
	2^{16} /HCLK (Approx. 10.9 ms)
	2^{19} /HCLK (Approx. 87.4 ms)

- Notes :
- HCLK : Oscillation clock frequency
 - The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Clock cycles supplied from time-base timer

Where to supply clock	Clock cycle
Oscillation stabilization wait of main clock	2^{13} /HCLK (Approx. 1.36 ms)
	2^{15} /HCLK (Approx. 5.46 ms)
	2^{17} /HCLK (Approx. 21.84 ms)
Watch dog timer	2^{12} /HCLK (Approx. 0.68 ms)
	2^{14} /HCLK (Approx. 2.7 ms)
	2^{16} /HCLK (Approx. 10.9 ms)
	2^{19} /HCLK (Approx. 87.4 ms)


- Notes :
- HCLK : Oscillation clock frequency
 - The parenthesized values assume an oscillator clock frequency of 6 MHz.

• Register list

Time-base timer control register (TBTC)								Initial Value	
Address: 0000A9 _H	15	14	13	12	11	10	9	8	1--00100 _B
	RESV	—	—	TBIE	TBOF	TBR	TBC1	TBC0	
	(R/W)	(—)	(—)	(R/W)	(R/W)	(W)	(R/W)	(R/W)	

- Note : For the conditions for clearing the time-base timer, refer to the chapter for the time-base timer in the hardware manual.

• Block Diagram



Actual interrupt request number of time-base timer is as follows:
Interrupt request number:#40 (28H)

www.DataSheet4U.com

3. Watchdog timer

- The watchdog timer is a timer counter prepared in case programs run out of control.
- The watchdog timer is a 2-bit counter using the time-base timer as the count clock.
- When started, the watchdog timer resets the CPU if it is not cleared before the two-bit counter overflows.

• Interval time of watchdog timer

HCLK: Oscillation clock (6 MHz)		
Min	Max	Clock cycle
Approx. 2.39 ms	Approx. 3.07 ms	$2^{14} \pm 2^{11} / \text{HCLK}$
Approx. 9.56 ms	Approx. 12.29 ms	$2^{16} \pm 2^{13} / \text{HCLK}$
Approx. 38.23 ms	Approx. 49.15 ms	$2^{18} \pm 2^{15} / \text{HCLK}$
Approx. 305.83 ms	Approx. 393.22 ms	$2^{21} \pm 2^{18} / \text{HCLK}$

- Notes :
- The maximum and minimum time intervals for the watchdog timer depend on the counter clear timing.
 - The watchdog timer contains a 2-bit counter that counts the carry signals of the time-base timer. When the device is operating with HCLK, therefore, clearing the time-base timer lengthens the watchdog reset generation time interval.

• Event that stop the watchdog timer

- 1 : Stop due to a Power-on reset
- 2 : watchdog reset


• Clear factor of watch dog timer

- 1 : External reset input by RST pin
- 2 : Writing "0" to the software reset bit
- 3 : Writing "0" to the watchdog control bit (second and subsequent times)
- 4 : Transition to sleep mode (Clearing the watchdog timer, and suspend counting)
- 5 : Transition to time-base timer mode (Clearing the watchdog timer, and suspend counting)
- 6 : Transition to stop mode (Clearing the watchdog timer, and suspend counting)

• Register list

Watchdog timer control register (WDTC)								Initial Value X-XXX111 _B	
Address : 0000A8 _H	7	6	5	4	3	2	1		0
	PONR	—	WRST	ERST	SRST	WTE	WT1	WT0	
	(R)	(—)	(R)	(R)	(R)	(W)	(W)	(W)	

• Block Diagram



www.DataSheet4U.com

4. 16 - bit Reload Timer

The 16-bit reload timer has the internal clock mode to be decrement in synchronization with three different internal clocks and the event count mode to decrement upon detection of an arbitrary edge of the pulse input to the external pin. Either can be selected. This timer defines when the count value changes from 0000_H to FFFF_H as an underflow. The timer therefore causes an underflow when the count reaches [reload register setting +1]. Either mode can be selected for the count operation from the reload mode which repeats the count by reloading the count setting value at the underflow occurrence or the one-shot mode which stops the count at the underflow occurrence. The interrupt can be generated at the counter underflow occurrence so as to correspond to the DTC.

• Register list

• Timer control status register

Timer control status register (Higher) (TMCSR0)

Address : 000063 _H	15	14	13	12	11	10	9	8	Initial Value XXXX0000 _B
	—	—	—	—	CSL1	CSL0	MOD2	MOD1	
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

Timer control status register (Lower) (TMCSR0)

Address : 000062 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	MOD0	OUTE	OUTL	RELD	INTE	UF	CNTE	TRG	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• 16-bit timer register/16-bit reload register


TMR0/TMRLR0 (Higher)

Address : 000065 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	D15	D14	D13	D12	D11	D10	D09	D08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

TMR0/TMRLR0 (Lower)

Address : 000064 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	D07	D06	D05	D04	D03	D02	D01	D00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



5. Multifunction timer

- The multifunction timer can be used for waveform output, input pulse width measurement, and external clock cycle measurement.

• Configuration of a multi-functional timer

8/16 bit PPG timer	16 bit PWC timer
8 bit × 4 ch (16 bit × 2 ch)	1 ch

- 8/16 bit PPG timer (8 bit : 4 channels, 16 bit : 2 channels)

8/16 bit PPG timer consists of a 8 bit down counter (PCNT) , PPG control register (PPGC0 to PPGC3) , PPG clock control register (PCS01, PCS23) and PPG reload register (PRL0 to PRL3, PRLH0 to PRLH3) .

When used as an 8/16 bit reload timer, the PPG timer serves as an event timer. It can also output pulses of an arbitrary duty ratio at an arbitrary frequency.

- 8 bit PPG mode

Each channel operates as an independent 8 bit PPG.

- 8 bit prescaler + 8 bit PPG mode

Operates as an arbitrary-cycle 8 bit PPG with ch0 (ch2) operating as an 8 bit prescaler and ch2 (ch3) counted by the borrow output of ch0 (ch2).

- 16 bit PPG mode

Operates as a 16 bit PPG with ch0 (ch2) and ch1 (ch3) connected.

- PPG Operation

The PPG timer outputs pulses of an arbitrary duty ratio (the ratio between the High and Low level periods of pulse waveform) at an arbitrary frequency. Can also be used as a D/A converter by an external circuit.

• Register list

PPG operation mode control register
(PPGC1/PPGC3)

Address : 000047H 000049H	15	14	13	12	11	10	9	8	Initial Value 0X000001 _B
	PEN1	—	PE10	PIE1	PUF1	MD1	MD0	Reserved	
	(R/W)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

(PPGC0/PPGC2)

Address : 000046H 000048H	7	6	5	4	3	2	1	0	Initial Value 0X000XX1 _B
	PEN0	—	PE00	PIE0	PUF0	—	—	Reserved	
	(R/W)	(—)	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	

PPG output control register (PPG01/PPG23)

Address : 00004CH 00004EH	7	6	5	4	3	2	1	0	Initial Value 000000XX _B
	PCS2	PCS1	PCS0	PCM2	PCM1	PCM0	Reserved	Reserved	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


PPG reload register
(PRLH0 to PRLH3)

Address : 007901H 007903H 007905H 007907H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	D15	D14	D13	D12	D11	D10	D09	D08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


(PRL0 to PRL3)

Address : 007900H 007902H 007904H 007906H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	D07	D06	D05	D04	D03	D02	D01	D00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• 8 bit PPG ch0/2 block diagram



• 8 bit PPG ch1/3 block diagram



www.DataSheet4U.com

- PWC timer

The PWC timer is a 16 bit multifunction up-count timer capable of measuring the input signal pulse width.

- Register list

PWC control status register (PWCSR)

Address : 00005D _H	15	14	13	12	11	10	9	8	Initial Value 0000000X _B
	STRT	STOP	EDIR	EDIE	OVIR	OVIE	ERR	Reserved	
	(R/W)	(R/W)	(R)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	

Address : 00005C _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	CKS1	CKS0	PIS1	PIS0	S/C	MOD2	MOD1	MOD0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PWC data buffer register (PWCR)


Address : 00005F _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	D15	D14	D13	D12	D11	D10	D9	D8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 00005E _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	D7	D6	D5	D4	D3	D2	D1	D0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Ratio of dividing frequency control register (DIVR)

Address : 000060 _H	7	6	5	4	3	2	1	0	Initial Value -----00 _B
	—	—	—	—	—	—	DIV1	DIV0	
	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	

• Block Diagram



www.DataSheet4U.com

6. UART

Overview of UART

- UART is a general purpose serial communication interface for synchronous or asynchronous (start-stop synchronization) communications with external devices.
- It supports bi-directional communication (normal mode) and master/slave communication (multi-processor mode: supported on master side only).
- An interrupt can be generated upon completion of reception, detection of a reception error, or upon completion of transmission. EI²OS is supported also.

• UART functions

UART, or a generic serial data communication interface that sends and receives serial data to and from other CPU and peripherals, has the functions listed in following.

	Function
Data buffer	Full-duplex double-buffered
Transmission mode	<ul style="list-style-type: none"> • Clock synchronous (without start/stop bit) • Clock asynchronous (start-stop synchronous)
Baud rate	<ul style="list-style-type: none"> • Special-purpose baud-rate generator It is optional from eight kinds. • Baud rate by external clock (clock of SCK0/SCK1 terminal input)
Data length	<ul style="list-style-type: none"> • 8 bits or 7 bits (in the asynchronous normal mode only) • 1 to 8 bits (in the synchronous mode only)
Signaling system	Non Return to Zero (NRZ) system
Reception error detection	<ul style="list-style-type: none"> • Framing error • Overrun error • Parity error (Not supported in operation mode 1)
Interrupt request	<ul style="list-style-type: none"> • Receive interrupt (reception completed, reception error detected) • Transmission interrupt (transmission completed) • Both the transmission and reception support EI²OS.
Master/slave type communication function (multi processor mode)	Capable of 1 (master) to n (slaves) communication (available just as master)

Note : In clock synchronous transfer mode, the UART transfers only data with no start or stop bit added.

UART operation modes

Operation mode	Data length		Synchronization	Stop bit length
	Without parity	With parity		
0 Normal mode	7 bits or 8 bits		Asynchronous	1 bit or 2 bits *2
1 Multi processor mode	8 + 1 *1	—	Asynchronous	
2 Normal mode	8	—	Synchronous	No

— : Setting disabled

*1 : + 1 is an address/data setting bit (A/D) which is used for communication control.

*2 : Only one bit can be detected as a stop bit at reception.

• Register list

Serial mode register (SMR0, SMR1)

Address : 000020H 000026H	7	6	5	4	3	2	1	0	Initial Value 00100000 _B
	MD1	MD0	SCKL	M2L2	M2L1	M2L0	SCKE	SOE	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Serial control register (SCR0, SCR1)

Address : 000021H 000027H	15	14	13	12	11	10	9	8	Initial Value 00000100 _B
	PEN	P	SBL	CL	A/D	REC	RXE	TXE	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(W)	(R/W)	(R/W)	

Serial input/output register (SIDR0, SIDR1 / SODR0, SODR1)

Address : 000022H 000028H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	D7	D6	D5	D4	D3	D2	D1	D0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Serial data register (SSR0, SSR1)

Address : 000023H 000029H	15	14	13	12	11	10	9	8	Initial Value 00001000 _B
	PE	ORE	FRE	RDRF	TDRE	BDS	RIE	TIE	
	(R)	(R)	(R)	(R)	(R)	(R/W)	(R/W)	(R/W)	

UART prescaler reload register (UTRLR0, UTRLR1)


Address : 000024H 00002AH	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	D7	D6	D5	D4	D3	D2	D1	D0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

UART prescaler control register (UTCR0, UTCR1)

Address : 000025H 00002BH	15	14	13	12	11	10	9	8	Initial Value 0000-000 _B
	MD	SRST	CKS	Reserved	—	D10	D9	D8	
	(R/W)	(R/W)	(R/W)	(R/W)	(—)	(R/W)	(R/W)	(R/W)	

MB90335 Series

• Block Diagram



7. Extended I/O serial interface

The extended I/O serial interface is a serial I/O interface that can transfer data through the adoption of 8-bit × 1 channel configured clock synchronization scheme. LSB-first or MSB-first transfer mode can be selected for data transfer.

There are two serial I/O operation modes available:

- Internal shift clock mode: Transfer data in synchronization with the internal clock.
- External shift clock mode: Transfer data in synchronization with the clock supplied via the external pin (SCK). By manipulating the general-purpose port sharing the external pin (SCK) in this mode, data can also be transferred by a CPU instruction.

• Register list

Serial mode control status register (SMCS)

Address : 000059 _H	15	14	13	12	11	10	9	8	Initial Value 00000010 _B
	SMD2	SMD1	SMD0	SIE	SIR	BUSY	STOP	STRT	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 000058 _H	7	6	5	4	3	2	1	0	Initial Value XXXX0000 _B
	—	—	—	—	MODE	BDS	SOE	SCOE	
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	


Serial data register (SDR)

Address : 00005A _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	D7	D6	D5	D4	D3	D2	D1	D0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Communication prescaler control register (SDCR)

Address : 00005B _H	15	14	13	12	11	10	9	8	Initial Value 0XXX0000 _B
	MD	—	—	—	DIV3	DIV2	DIV1	DIV0	
	(R/W)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



www.DataSheet4U.com

8. I²C Interface

The I²C interface is a serial I/O port supporting the Inter IC BUS. It serves as a master/slave device on the I²C bus and has the following features.

- Master/slave sending and receiving
- Arbitration function
- Clock synchronization function
- Slave address and general call address detection function
- Detecting transmitting direction function
- Start condition repeated generation and detection function
- Bus error detection function

• Register list

I²C bus status register (IBSR0)

Address : 000070 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	BB	RSC	AL	LRB	TRX	AAS	GCA	FBT	
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

I²C bus control register (IBCR0)

Address : 000071 _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	BER	BEIE	SCC	MSS	ACK	GCAA	INTE	INT	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

I²C bus clock selection register (ICCR0)

Address : 000072 _H	7	6	5	4	3	2	1	0	Initial Value XXX0XXXX _B
	—	—	EN	CS4	CS3	CS2	CS1	CS0	
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


I²C bus address register (IADR0)

Address : 000073 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	—	A6	A5	A4	A3	A2	A1	A0	
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

I²C bus data register (IDAR0)

Address : 000074 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	D7	D6	D5	D4	D3	D2	D1	D0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



9. USB Function

The USB is an interface supporting the USB (Universal Serial Bus) communications protocol.

Feature of USB function

- Conform to USB 2.0 Full Speed
- FULL speed (12 Mbps) is supported.
- The device status is auto-answer.
- Bit stripping, bit stuffing, and automatic generation and check of CRC5 and CRC16.
- Toggle check by data synchronization bit.
- Automatic response to all standard commands except Get/SetDescriptor and SynchFrame commands (these three commands can be processed the same way as the class vendor commands).
- The class vendor commands can be received as data and responded via firmware.
- Supports up to maximum six EndPoints (EndPoint0 is fixed to control transfer).
- Two transfer data buffers integrated for each end point (one IN buffer and one OUT buffer for end point 0).
- Supports automatic transfer mode for transfer data via DMA (except buffers for EndPoint0).
- Capable of detection of connection and disconnection by monitoring the USB bus power line.

• Register list

UDC control register (UDCC)

Address : 0000D0H	7	6	5	4	3	2	1	0	Initial Value 10100000 _B
	RST	RESUM	HCONX	USTP	Reserved	Reserved	RFBK	PWC	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

EP0 control register (EP0C)

Address : 0000D2H	7	6	5	4	3	2	1	0	Initial Value X1000000 _B
	Reserved	PKS0	PKS0	PKS0	PKS0	PKS0	PKS0	PKS0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000D3H	15	14	13	12	11	10	9	8	Initial Value XXXX0000 _B
	—	—	—	—	Reserved	Reserved	STAL	Reserved	
	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	

EP1 control register (EP1C)

Address : 0000D4H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	PKS1	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000D5H	15	14	13	12	11	10	9	8	Initial Value 01100001 _B
	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	PKS1	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

(Continued)

EP2/3/4/5 control register (EP2C ~ EP5C)

	7	6	5	4	3	2	1	0	Initial Value
Address : 0000D6H	Reserved	PKS2-5	PKS2-5	PKS2-5	PKS2-5	PKS2-5	PKS2-5	PKS2-5	01000000 _B
0000D8H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
0000DAH									
0000DCH									

	15	14	13	12	11	10	9	8	Initial Value
Address : 0000D7H	EPEN	TYPE	TYPE	DIR	DMAE	NULE	STAL	Reserved	01100000 _B
0000D9H	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
0000DBH									
0000DDH									

Time stamp register (TMSP)

	7	6	5	4	3	2	1	0	Initial Value
Address : 0000DEH	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	TMSP	00000000 _B
	(R)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

	15	14	13	12	11	10	9	8	Initial Value
Address : 0000DFH	—	—	—	—	—	TMSP	TMSP	TMSP	00000000 _B
	(—)	(—)	(—)	(—)	(—)	(R)	(R)	(R)	

UDC status register (UDCS)

	7	6	5	4	3	2	1	0	Initial Value
Address : 0000E0H	VOFF	VON	SUSP	SOF	BRST	WKUP	SETP	CONF	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Interrupt enable register (UDCIE)

	15	14	13	12	11	10	9	8	Initial Value
Address : 0000E1H	VOFFIE	VONIE	SUSPIE	SOFIE	BRSTIE	WKUPIE	CONFN	CONFIE	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R/W)	

EP0I status register (EP0IS)

	7	6	5	4	3	2	1	0	Initial Value
Address : 0000E2H	—	—	—	—	—	—	—	—	XXXXXXXX _B
	(—)	(—)	(—)	(—)	(—)	(—)	(—)	(—)	

	15	14	13	12	11	10	9	8	Initial Value
Address : 0000E3H	BFINI	DRQIE	—	—	—	DRQI	—	—	10XXX1XX _B
	(R/W)	(R/W)	(—)	(—)	(—)	(R/W)	(—)	(—)	

(Continued)

(Continued)

EP00 status register (EP00S)

Address : 0000E4 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	—	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	
	(—)	(R)	(R)	(R)	(R)	(R)	(R)	(R)	

Address : 0000E5 _H	15	14	13	12	11	10	9	8	Initial Value 100X00X _B
	BFINI	DRQOIE	SPKIE	—	—	DRQO	SPK	—	
	(R/W)	(R/W)	(R/W)	(—)	(—)	(R/W)	(R/W)	(—)	

EP1 status register (EP1S)

Address : 0000E6 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000E7 _H	15	14	13	12	11	10	9	8	Initial Value 1000000X _B
	BFINI	DRQIE	SPKIE	—	BUSY	DRQ	SPK	SIZE	
	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(R/W)	

EP2/3/4/5 status register (EP2S to EP5S)

Address : 0000E8 _H 0000EA _H 0000EC _H 0000EE _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	—	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	SIZE	
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000E9 _H 0000EB _H 0000ED _H 0000EF _H	15	14	13	12	11	10	9	8	Initial Value 1000000X _B
	BFINI	DRQIE	SPKIE	—	BUSY	DRQ	SPK	—	
	(R/W)	(R/W)	(R/W)	(—)	(R)	(R/W)	(R/W)	(—)	

EP0/1/2/3/4/5 data register (EP0DT to EP5DT)

Address : 0000F0 _H 0000F2 _H 0000F4 _H 0000F6 _H 0000F8 _H 0000FA _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000F1 _H 0000F3 _H 0000F5 _H 0000F7 _H 0000F9 _H 0000FB _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	BFDT	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

10. USB Mini-HOST

USB Mini-HOST provides minimal host operations required and is a function that enables data to be transferred to and from Device without PC intervention.

Feature of USB Mini-HOST

- Automatic detection of Low Speed/Full Speed transfer
- Low Speed/Full Speed transfer support
- Automatic detection of connection and cutting device
- Reset sending function support to USB-bus
- Support of IN/OUT/SETUP/SOF token
- In-token handshake packet automatic transmission (excluding STALL)
- Handshake packet automatic detection at out-token
- Supports a maximum packet length of 256 bytes
- Error (CRC error/toggle error/time-out) various supports
- Wake-Up function support

Differences between the USB HOST and USB Mini-HOST

		HOST	Mini-HOST
Hub support		○	×
Transfer	Bulk transfer	○	○
	Control transfer	○	○
	Interrupt transfer	○	○
	ISO transfer	○	×
Transfer speed	Low Speed	○	○
	Full Speed	○	○
PRE packet support		○	×
SOF packet support		○	○
Error	CRC error	○	○
	Toggle error	○	○
	Time-out	○	○
	Maximum packet < receive data	○	○
Detection of connection and cutting of device		○	○
Transfer speed detection		○	○

- : Supported
× : Not supported

• Register list

USB HOST control register 0 (HCONT0)

Address : 0000C0H	7	6	5	4	3	2	1	0	Initial Value
	RWKIRE	URIRE	CMPIRE	CNNIRE	DIRE	SOFIRE	URST	HOST	0000000B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB HOST control register 1 (HCONT1)

Address : 0000C1H	15	14	13	12	11	10	9	8	Initial Value
	Reserved	Reserved	Reserved	Reserved	Reserved	SOFSTEP	CANCEL	RETRY	0000001B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB HOST interruption register (HIRQ)

Address : 0000C2H	7	6	5	4	3	2	1	0	Initial Value
	TCAN	Reserved	RWKIRQ	URIRQ	CMPIRQ	CNNIRQ	DIRQ	SOFIRQ	0000000B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB HOST error status register (HERR)

Address : 0000C3H	15	14	13	12	11	10	9	8	Initial Value
	LSTSOE	RERR	TOUT	CRC	TGERR	STUFF	HS	HS	0000011B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB HOST state status register (HSTATE)

Address : 0000C4H	7	6	5	4	3	2	1	0	Initial Value
	—	—	ALIVE	CLKSEL	SOFBUSY	SUSP	TMODE	CSTAT	XX010010B
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R)	(R)	

USB SOF interruption FRAME comparison register (HFCOMP)

Address : 0000C5H	15	14	13	12	11	10	9	8	Initial Value
	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	FRAME COMP	0000000B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB retry timer setting register 0/1/2 (HRTIMER)

Address : 0000C6H	7	6	5	4	3	2	1	0	Initial Value
	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	RTIMER0	0000000B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000C7H	15	14	13	12	11	10	9	8	Initial Value
	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	RTIMER1	0000000B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000C8H	7	6	5	4	3	2	1	0	Initial Value
	—	—	—	—	—	—	RTIMER2	RTIMER2	XXXXXX00B
	(—)	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	

(Continued)

(Continued)

USB HOST address register (HADR)

Address : 0000C9 _H	15	14	13	12	11	10	9	8	Initial Value
	—	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	ADDRESS	X0000000 _B
	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB EOF setting register 0/1 (HEOF)

Address : 0000CA _H	7	6	5	4	3	2	1	0	Initial Value
	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	EOF0	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000CB _H	15	14	13	12	11	10	9	8	Initial Value
	—	—	EOF1	EOF1	EOF1	EOF1	EOF1	EOF1	XX000000 _B
	(—)	(—)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

USB FRAME setting register (HFRAME)

Address : 0000CC _H	7	6	5	4	3	2	1	0	Initial Value
	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	FRAME0	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Address : 0000CD _H	15	14	13	12	11	10	9	8	Initial Value
	—	—	—	—	—	FRAME1	FRAME1	FRAME1	XXXXX000 _B
	(—)	(—)	(—)	(—)	(—)	(R/W)	(R/W)	(R/W)	

USB token end point register (HTOKEN)

Address : 0000CE _H	7	6	5	4	3	2	1	0	Initial Value
	TGGL	TKNEN	TKNEN	TKNEN	ENDPT	ENDPT	ENDPT	ENDPT	00000000 _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

11. DTP/external interrupt circuit**Feature of DTP/external interrupt circuit**

DTP (Data Transfer Peripheral)/external interrupt circuit detects the interrupt request input from the external interrupt input terminal INT7 to INT0, and outputs the interrupt request.

- DTP/external interrupt circuit function

The DTP/external interrupt function outputs an interrupt request upon detection of the edge or level signal input to the external interrupt input pins (INT7 to INT0).

If CPU accept the interrupt request, and if the extended intelligent I/O service (EI²OS) is enabled, branches to the interrupt handling routine after completing the automatic data transfer (DTP function) performed by EI²OS. And if EI²OS is disabled, it branches to the interrupt handling routine without activating the automatic data transfer (DTP function) performed by EI²OS.


- Feature of DTP/external interrupt circuit

	External interrupt	DTP function
Input pin	8 channels (P60/INT0, P61/INT1, P62/INT2/SIN, P63/INT3/SOT, P64/INT4/SCK, P65/INT5/PWC, P66/INT6/SCL0, P67/INT7/SDA0)	
Interrupt source	The detection level or the type of the edge for each terminals can be set in the request level setting register (ELVR)	
	Input of "H" level/ "L" level/rising edge/falling edge.	
Interrupt number	#18 (12 _H) , #20 (14 _H) , #22 (16 _H) , #24 (18 _H)	
Interrupt control	Enabling/Prohibit the interrupt request output using the DTP/interrupt enable register (ENIR)	
Interrupt flag	Holding the interrupt source using the DTP/interrupt cause register (EIRR)	
Process setting	Prohibit EI ² OS (ICR: ISE="0")	Enable EI ² OS (ICR: ISE="1")
Process	Branched to the interrupt handling routine	After an automatic data transfer by EI ² OS, Branched to the interrupt handling routine

- Register list

Interrupt/DTP enable register (ENIR)								Initial Value	
Address : 00003C _H	7	6	5	4	3	2	1	0	00000000 _B
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Interrupt/DTP source register (EIRR)								Initial Value	
Address : 00003D _H	15	14	13	12	11	10	9	8	00000000 _B
	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Request level setting register (ELVR)								Initial Value	
Address : 00003E _H	7	6	5	4	3	2	1	0	00000000 _B
	LB3	LA3	LB2	LA2	LB1	LA1	LB0	LA0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	
Address : 00003F _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	LB7	LA7	LB6	LA6	LB5	LA5	LB4	LA4	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Block Diagram



12. Interrupt controller

The interrupt control register is located inside the interrupt controller, it exists for every I/O having an interrupt function. This register has the following functions.


- Setting of the interrupt levels of relevant peripheral

• Register list

Interrupt control register									
Address : ICR01 : 0000B1H									
ICR03 : 0000B3H									
ICR05 : 0000B5H									
ICR07 : 0000B7H									
ICR09 : 0000B9H									
ICR11 : 0000BBH									
ICR13 : 0000BDH									
ICR15 : 0000BFH									
	15	14	13	12	11	10	9	8	ICR01, 03, 05, 07, 09, 11, 13, 15
	ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	IL0	
Read/Write →	(W)	(W)	(W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	
Initial Value →	(0)	(0)	(0)	(0)	(0)	(1)	(1)	(1)	
Address : ICR00 : 0000B0H									
ICR02 : 0000B2H									
ICR04 : 0000B4H									
ICR06 : 0000B6H									
ICR08 : 0000B8H									
ICR10 : 0000BAH									
ICR12 : 0000BCH									
ICR14 : 0000BEH									
	7	6	5	4	3	2	1	0	ICR00, 02, 04, 06, 08, 10, 12, 14
	ICS3	ICS2	ICS1	ICS0	ISE	IL2	IL1	IL0	
Read/Write →	(W)	(W)	(W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	
Initial Value →	(0)	(0)	(0)	(0)	(0)	(1)	(1)	(1)	

Note : Do not access interrupt control registers using any read modify write instruction because it causes a malfunction.

• Block Diagram



13. μ DMAC

μ DMAC is simple DMA with the function equal with EI²OS. It has 16 channels DMA transfer channels with the following features.

- Performs automatic data transfer between the peripheral resource (I/O) and memory
- The program execution of CPU stops in the DMA startup
- Capable of selecting whether to increment the transfer source and destination addresses
- DMA transfer is controlled by the DMA enable register, DMA stop status register, DMA status register and descriptor
- A STOP request is available for stopping DMA transfer from the resource
- Upon completion of DMA transfer, the flag bit corresponding to the transfer completed channel in the DMA status register is set and a termination interrupt is output to the transfer controller.

• Register list

DMA enable register higher (DERH)

Address : 0000AD _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	EN15	EN14	EN13	EN12	EN11	EN10	EN9	EN8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA enable register lower (DERL)

Address : 0000AC _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	EN7	EN6	EN5	EN4	EN3	EN2	EN1	EN0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA stop status register (DSSR)

Address : 0000A4 _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	STP7 STP15	STP6 STP14	STP5 STP13	STP4 STP12	STP3 STP11	STP2 STP10	STP1 STP9	STP0 STP8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

*

DMA status register higher (DSRH)

Address : 00009D _H	15	14	13	12	11	10	9	8	Initial Value 00000000 _B
	DTE15	DTE14	DTE13	DTE12	DTE11	DTE10	DTE9	DTE8	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA status register lower (DSRL)

Address : 00009C _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	DTE7	DTE6	DTE5	DTE4	DTE3	DTE2	DTE1	DTE0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA descriptor channel specification register (DCSR)

Address : 00009B _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	STP	Reserved	Reserved	Reserved	DCSR3	DCSR2	DCSR1	DCSR0	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

* : The DSSR is lower when the STP bit of DCSR in the DSSR is 0.
The DSSR is upper when the STP bit of DCSR in the DSSR is 1.

(Continued)

(Continued)

DMA buffer address pointer lower 8 bit (DBAPL)

Address : 007920 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	DBAPL	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA buffer address pointer middle 8 bit (DBAPM)

Address : 007921 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	DBAPM	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA Buffer address pointer higher 8 bit (DBAPH)

Address : 007922 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	DBAPH	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA control register (DMACS)

Address : 007923 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	RDY2	RDY1	BYTEL	IF	BW	BF	DIR	SE	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA I/O register address pointer lower 8 bit (DIOAL)

Address : 007924 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	A07	A06	A05	A04	A03	A02	A01	A00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA I/O register address pointer higher 8 bit (DIOAH)

Address : 007925 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	A15	A14	A13	A12	A11	A10	A09	A08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA data counter lower 8 bit (DDCTL)

Address : 007926 _H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	B07	B06	B05	B04	B03	B02	B01	B00	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

DMA data counter higher 8 bit (DDCTH)

Address : 007927 _H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	B15	B14	B13	B12	B11	B10	B09	B08	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Note : The above register is switched for each channel depending on the DCSR.

14. Address matching detection function

When the address is equal to the value set in the address detection register, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code (01H). As a result, the CPU executes the INT9 instruction when executing the set instruction. By performing processing by the INT#9 interrupt routine, the program patch function is enabled.

Two address detection registers are provided, for each of which there is an interrupt enable bit. When the address matches the value set in the address detection register with the interrupt enable bit set to 1, the instruction code to be read into the CPU is forcibly replaced with the INT9 instruction code.

• Register list

• Program address detect register 0 to 2 (PADR0)

PADR0 (lower)

Address : 001FF0H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR0 (middle)

Address : 001FF1H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR0 (higher)

Address : 001FF2H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Program address detect register 3 to 5 (PADR1)

PADR1 (lower)

Address : 001FF3H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR1 (middle)

Address : 001FF4H	7	6	5	4	3	2	1	0	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

PADR1 (higher)

Address : 001FF5H	15	14	13	12	11	10	9	8	Initial Value XXXXXXXX _B
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

• Program address detect control status register (PACSR)

PACSR

Address : 00009EH	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	Reserved	Reserved	Reserved	Reserved	AD1E	Reserved	AD0E	Reserved	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

R/W : Readable and Writable


X : Undefined

15. Delay interrupt generator module

- The delay interrupt generation module is a module that generates interrupts for switching tasks. A hardware interrupt can be generated by software.

• Function of delay interrupt generator module

	Function and control
Interrupt source	<ul style="list-style-type: none"> Setting the R0 bit in the delayed interrupt request generate/cancel register to 1 (DIRR: R0 = 1) generates a interrupt request. Setting the R0 bit in the delayed interrupt request generate/cancel register to 0 (DIRR: R0 = 0) cancels the interrupt request.
Interrupt control	<ul style="list-style-type: none"> No setting of permission register is provided.
Interrupt flag	<ul style="list-style-type: none"> Set in bit R0 of the delayed interrupt request generation/clear register (DIRR : R0)
EI ² OS support	<ul style="list-style-type: none"> Not ready for expanded intelligent I/O service (EI²OS).


• Block Diagram

16. ROM mirroring function selection module

- The ROM mirror function select module can make a setting so that ROM data located in bank FF can be read by accessing bank 00.

• ROM mirroring function selection module

	Description
Mirror setting address	FFFFFF _H to FF8000 _H in the FF bank can be read through 00FFFF _H to 008000 _H in the 00 bank.
Interrupt source	• None
EI ² OS support	• Not ready for extended intelligent I/O service (EI ² OS).

• Block Diagram

17. Low power consumption (standby) mode

- The F²MC-16LX can be set to save power consumption by selecting and setting the low power consumption mode.

• CPU operation mode and functional description

CPU operating clock	Operation mode	Description
PLL clock	Normally run	The CPU and peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Sleep	Only peripheral resources operate at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by PLL multiplication of the oscillator clock (HCLK) frequency.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
Main clock	normally run	The CPU and peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Sleep	Only peripheral resources operate at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Time-base timer	Only the time-base timer operates at the clock frequency obtained by dividing the oscillator clock (HCLK) frequency by two.
	Stop	The CPU and peripheral resources are suspended with the oscillator clock stopped.
CPU intermittent operation mode	Normally run	The halved or PLL-multiplied oscillator clock (HCLK) frequency is used for operation while being decimated in a certain period.

• Register list

Low power consumption mode control register (LPMCR)								Initial Value	
Address : 0000A0H	7	6	5	4	3	2	1	0	00011000 _B
	STP	SLP	SPL	RST	TMD	CG1	CG0	Reserved	
	(W)	(W)	(R/W)	(W)	(R/W)	(R/W)	(R/W)	(R/W)	

18. Clock

The clock generator controls the internal clock as the operating clock for the CPU and peripheral resources. The internal clock is referred to as machine clock whose one cycle is defined as machine cycle. The clock based on source oscillation is referred to as oscillator clock while the clock based on internal PLL oscillation as PLL clock.

• Register list

Clock selection register (CKSCR)								Initial Value	
Address: 0000A1 _H	15	14	13	12	11	10	9	8	11111100 _B
	SCM	MCM	WS1	WS0	SCS	MCS	CS1	CS0	
	(R)	(R)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

19. 512 Kbits flash memory

The description that follows applies to the flash memory built in the MB90F334; it is not applicable to evaluation ROM or masked ROM.

The method of data write/erase to flash memory is following three types.

- Parallel writer
- Serial dedicated writer
- Write/erase by executing program

- Description of 512 Kbits flash memory

512 Kbits flash memory is located in FF_H bank in the CPU memory map. Function of flash memory interface circuit enables read and program access from CPU.

Write/erase to flash interface is executed by instruction from CPU via flash memory interface, so rewrite of program and data is carried on in the mounting state effectively.

Data can be reprogrammed not only by program execution in existing RAM but by program execution in flash memory by dual operation. The different banks (the upper and lower banks) can be used to execute an erase/program and a read concurrently.

Also, erase/write and read in the different bank (Upper Bank/Lower Bank) is executed simultaneously.

- Features of 512 Kbits flash memory

- Sector configuration : 64 Kwords × 8 bits/32 words × 16 bits (4K × 4 + 16K × 2 + 4K × 4)
- Simultaneous execution of erase/write and read by 2-bank configuration
- Automatic program algorithm (Embedded Algorithm™*)
- Built-in deletion pause/deletion resume function
- Detection of programming/erasure completion using data polling and the toggle bit
- At least 10,000 times guaranteed
- Minimum flash read cycle time : 2 machine cycles

* : Embedded Algorithm™ is a trade mark of Advanced Micro Devices Inc.

Note : The read function of manufacture code and device code is not including.

Also, these code is not accessed by the command.

- Flash write/erase
- Flash memory can not execute write/erase and read by the same bank simultaneously.
- Data can be programmed/deleted into and erased from flash memory by executing either the program residing in the flash memory or the one copied to RAM from the flash memory.

- Sector configuration of flash memoly

Flash Memory	CPU address	Writer address *		
SA0 (4 Kbyte)	FF0000H	70000H	Lower Bank	
	FF0FFFH	70FFFH		
SA1 (4 Kbyte)	FF1000H	71000H		
	FF1FFFH	71FFFH		
SA2 (4 Kbyte)	FF2000H	72000H		
	FF2FFFH	72FFFH		
SA3 (4 Kbyte)	FF3000H	73000H		
	FF3FFFH	73FFFH		
SA4 (16 Kbyte)	FF4000H	74000H		Upper Bank
	FF7FFFH	77FFFH		
SA5 (16 Kbyte)	FF8000H	78000H		
	FFBFFFH	78FFFH		
SA6 (4 Kbyte)	FFC000H	7C000H		
	FFCFFFH	7CFFFH		
SA7 (4 Kbyte)	FFD000H	7D000H		
	FFDFFFH	7DFFFH		
SA8 (4 Kbyte)	FFE000H	7E000H		
	FFEFFFH	7EFFFH		
SA9 (4Kbyte)	FFF000H	7F000H		
	FFFFFFH	7FFFFH		

* : Flash memory writer address indicates the address equivalent to the CPU address when data is written to the flash memory using a parallel writer. Programming and erasing by the general-purpose parallel programmer are executed based on writer addresses.

• Register list

Flash memory control register (FMCS)

Address : 0000AE _H	7	6	5	4	3	2	1	0	Initial Value 00X0000 _B
	INTE	RDYINT	WE	RDY	Reserved	LPM1	Reserved	LPM0	
	(R/W)	(R/W)	(R/W)	(R)	(W)	(R/W)	(W)	(R/W)	

Flash memory program control register (FWR0)

Address : 00790C _H	7	6	5	4	3	2	1	0	Initial Value 00000000 _B
	SA7E	SA6E	SA5E	SA4E	SA3E	SA2E	SA1E	SA0E	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	

Flash memory program control register (FWR1)

Address : 00790D _H	15	14	13	12	11	10	9	0	Initial Value 00000000 _B
	—	—	—	—	—	—	SA9E	SA8E	
	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	(R/W)	


Sector conversion setting register (SSR0)

Address : 00790E _H	7	6	5	4	3	2	1	0	Initial Value 00XXXXX0 _B
	—	—	—	—	—	—	—	SEN0	
	(R/W)	(R/W)	(—)	(—)	(—)	(—)	(—)	(R/W)	

* When writing to SSR0 register, write "0" except for SEN0.

- Standard configuration for Fujitsu standard serial on-board writing

The flash microcontroller programmer (AF220/AF210/AF120/AF110) made by Yokogawa Digital Computer Corp. is used for Fujitsu standard serial onboard writing.




Note : Inquire of Yokogawa Digital Computer Corporation for details about the functions and operations of the flash microcontroller programmer (AF220, AF210, AF120 and AF110) , general-purpose common cable for connection (AZ210) and connectors.

- Pins Used for Fujitsu Standard Serial On-board Programming

Pin	Function	Description
MD2, MD1, MD0	Mode input pin	The device enters the serial program mode by setting MD2 = 1, MD1 = 1 and MD0 = 0.
X0, X1	Oscillation pin	Because the internal CPU operation clock is set to be the 1 multiplication PLL clock in the serial write mode, the internal operation clock frequency is the same as the oscillation clock frequency.
P60, P61	Write program start pins	Input a Low level to P60 and a High level to P61.
\overline{RST}	Reset input pin	—
SIN0	Serial data input pin	UART0 is used as CLK synchronous mode.
SOT0	Serial data output pin	In write mode, the pins used for the UART0 CLK synchronous mode are SIN0, SOT0, and SCK0.
SCK0	Serial clock input pin	
V _{cc}	Power source input pin	When supplying the write voltage (MB90F337 : 3.3 V \pm 0.3 V) from the user system, connection with the flash microcontroller programmer is not necessary. When connecting, do not short-circuit with the user power supply.
V _{ss}	GND Pin	Share GND with the flash microcontroller programmer.

The control circuit shown in the diagram is required for using the P60, P61, SIN0, SOT0 and SCK0 pins on the user system. Isolate the user circuit during serial on-board writing, with the /TICS signal of the flash microcontroller programmer.



Control circuit

The MB90F337 serial clock frequency that can be input is determined by the following expression • Use the flash microcontroller programmer to change the serial clock input frequency setting depending on the oscillator clock frequency to be used.

Imputable serial clock frequency = 0.125 × oscillation clock frequency.

- Maximum serial clock frequency

Oscillation clock frequency	Maximum serial clock frequency acceptable to the microcontroller	Maximum serial clock frequency that can be set with the AF220/AF210/AF120/AF110	Maximum serial clock frequency that can be set with the AF200
At 6 MHz	750 kHz	500 kHz	500 kHz

- System configuration of the flash microcontroller programmer (AF220/AF210/AF120/AF110) (made by Yokogawa Digital Computer Corp.)

Part number	Function
Unit	AF220/AC4P Model with internal Ethernet interface /100 V to 220 V power adapter
	AF210/AC4P Standard model /100 V to 220 V power adapter
	AF120/AC4P Single key internal Ethernet interface mode /100 V to 220 V power adapter
	AF110/AC4P Single key model /100 V to 220 V power adapter
AZ221	PC/AT RS232C cable for writer
AZ210	Standard target probe (a) length : 1 m
FF201	Control module for Fujitsu F ² MC-16LX flash microcontroller control module
AZ290	Remote controller
/P2	2 MB PC Card (option) FLASH memory capacity to respond to 128 KB
/P4	4 MB PC Card (option) FLASH memory capacity to respond to 512 KB

Contact to : Yokogawa Digital Computer Corp. TEL : (81)-42-333-6224

Note : The AF200 flash micon programmer is a retired product, but it can be supported using control module FF201.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(V_{CC} = 3.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Rating		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC}	V _{SS} - 0.3	V _{SS} + 4.0	V	
Input voltage	V _I	V _{SS} - 0.3	V _{SS} + 4.0	V	*1
		V _{SS} - 0.3	V _{SS} + 6.0	V	Nch0.D (Withstand voltage I/O of 5 V)
		- 0.5	V _{SS} + 4.5	V	USB I/O
Output voltage	V _O	V _{SS} - 0.3	V _{SS} + 4.0	V	*1
		- 0.5	V _{SS} + 4.5	V	USB I/O
L level maximum output current	I _{OL1}	—	10	mA	Other than USB I/O*2
	I _{OL2}	—	43	mA	USB I/O*2
L level average output current	I _{OLAV}	—	3	mA	*3
L level maximum total output current	ΣI _{OL}	—	60	mA	
L level average total output current	ΣI _{OLAV}	—	30	mA	*4
H level maximum output current	I _{OH1}	—	- 10	mA	Other than USB I/O*2
	I _{OH2}	—	- 43	mA	USB I/O*2
H level average output current	I _{OHAV}	—	- 3	mA	*3
H level maximum total output current	ΣI _{OH}	—	- 60	mA	
H level average total output current	ΣI _{OHAV}	—	- 30	mA	*4
Power consumption	P _d	—	351	mW	Target value
Operating temperature	T _A	- 40	+ 85	°C	
Storage temperature	T _{stg}	- 55	+ 150	°C	
		- 55	+ 125	°C	USB I/O

*1 : V_I and V_O must not exceed V_{CC} + 0.3 V. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_I rating.

*2 : A peak value of an applicable one pin is specified as a maximum output current.

*3 : The average output current specifies the mean value of the current flowing in the relevant single pin during a period of 100 ms.

*4 : The average total output current specifies the mean value of the currents flowing in all of the relevant pins during a period of 100 ms.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(V_{SS} = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks
		Min	Max		
Power supply voltage	V _{CC}	3.0	3.6	V	At normal operation (At USB is used)
		2.7	3.6	V	At normal operation (At USB is unused)
		1.8	3.6	V	Hold state of stop operation
Input H level voltage	V _{IH}	0.7 V _{CC}	V _{CC} + 0.3	V	CMOS input pin
	V _{IHS}	0.8 V _{CC}	V _{CC} + 0.3	V	CMOS hysteresis input pin
	V _{IHM}	V _{CC} - 0.3	V _{CC} + 0.3	V	MD input pin
	V _{IHUSB}	2.0	V _{CC} + 0.3	V	USB input pin
Input L level voltage	V _{IL}	V _{SS} - 0.3	0.3 V _{CC}	V	CMOS input pin
	V _{ILS}	V _{SS} - 0.3	0.2 V _{CC}	V	CMOS hysteresis input pin
	V _{ILM}	V _{SS} - 0.3	V _{SS} + 0.3	V	MD input pin
	V _{ILUSB}	V _{SS}	0.8	V	USB input pin
Differential input sensitivity	V _{DI}	0.2	—	V	USB input pin
Differential common mode input voltage range	V _{CM}	0.8	2.5	V	USB input pin
Series resistance	R _S	25	30	Ω	Recommended value = 27 Ω at using USB
Operating temperature	T _A	- 40	+ 85	°C	At USB is unused
		0	+ 70	°C	At USB is used

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(T_A = -40 °C to +85 °C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)

Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
				Min	Typ	Max		
Output H level voltage	V _{OH}	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	I _{OH} = -4.0 mA	V _{CC} - 0.5	—	V _{CC}	V	
		HVP, HVM, DVP, DVM	RL = 15 kΩ ± 5%	2.8	—	3.6	V	
Output L level voltage	V _{OL}	Output pin of other than HVP, HVM, DVP, DVM	I _{OL} = 4.0 mA	V _{SS}	—	V _{SS} + 0.4	V	
		HVP, HVM, DVP, DVM	RL = 1.5 kΩ ± 5%	0	—	0.3	V	
Input leak current	I _{IL}	Output pin of other than P60 to P67, HVP, HVM, DVP, DVM	V _{CC} = 3.3 V, V _{SS} < V _I < V _{CC}	-10	—	10	μA	
		HVP, HVM, DVP, DVM	—	-5	—	5	μA	
Pull-up resistor	R _{PULL}	P00 to P07, P10 to P17	V _{CC} = 3.3 V, T _a = +25 °C	25	50	100	kΩ	
Open drain output current	I _{IOD}	P60 to P67	—	—	0.1	10	μA	
Power supply current	I _{CC}	V _{CC}	V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	TBD	—	mA	At USB operating Max 90 mA (Target)
			V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	70	—	mA	At non-operating USB (USTP = 0)
			V _{CC} = 3.3 V, Internal frequency 24 MHz, At normal operating	—	TBD	—	mA	At non-operating USB (USTP = 1)
	I _{CCS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At sleep mode	—	27	—	mA	
	I _{CTS}		V _{CC} = 3.3 V, Internal frequency 24 MHz, At timer mode	—	3.5	—	mA	
			V _{CC} = 3.3 V, Internal frequency 3 MHz, At timer mode	—	1	—	mA	
I _{CCCH}	T _a = +25 °C, At Stop mode	—	1	—	μA			
Input capacitance	C _{IN}	Other than V _{CC} and V _{SS}	—	—	5	15	pF	
Pull-up resistor	R _{up}	$\overline{\text{RST}}$	—	25	50	100	kΩ	

Note : P60 to P67 are N-ch open-drain pins usually used as CMOS.


4. AC Characteristics

(1) Clock input timing

 $(T_A = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}, V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, V_{SS} = 0.0\text{ V})$


Parameter	Symbol	Pin name	Value			Unit	Remarks
			Min	Typ	Max		
Clock frequency	f_{CH}	X0, X1	—	6	—	MHz	External crystal oscillation
			6	—	24	MHz	External clock input
Clock cycle time	t_{HCYL}	X0, X1	—	166.7	—	ns	External crystal oscillation
			166.7	—	41.7	ns	External clock input
Input clock pulse width	P_{WH} P_{WL}	X0	10	—	—	ns	A reference duty ratio is 30% to 70%.
Input clock rise time and fall time	t_{cr} t_{cf}	X0	—	—	5	ns	At external clock
Internal operating clock frequency	f_{CP}	—	3	—	24	MHz	At main clock is used
Internal operating clock cycle time	t_{CP}	—	42	—	333	ns	At main clock is used

• Clock timing




• PLL operation guarantee range

Relation between internal operation clock frequency and power supply voltage



* : When the USB is used, operation is guaranteed at voltages between 3.0 V to 3.6 V.


Relation between oscillation frequency and internal operation clock frequency




The AC standards provide that the following measurement reference voltages.

• Input signal waveform

Hysteresis input pin




Hysteresis input/other than MD input pin



• Output signal waveform

Output pin




(2) Reset

 $(V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{SS} = 0.0 \text{ V}, T_A = -40 \text{ }^\circ\text{C to } +85 \text{ }^\circ\text{C})$


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Reset input time	t_{RSTL}	\overline{RST}	—	500	—	ns	At normal operating, At time base timer mode, At main sleep mode, At PLL sleep mode
				Oscillation time of oscillator* + 500 ns	—	μs	At stop mode

* : Oscillation time of oscillator is the time that the amplitude reaches 90 %. It takes several milliseconds to several dozens of milliseconds on a crystal oscillator, several hundreds of microseconds to several milliseconds on a FAR/ceramic oscillator, and 0 milliseconds on an external clock.

- During normal operation, in time-base timer mode, in main sleep mode and in PLL sleep mode



- In stop mode




(3) Power-on reset

(T_A = -40 °C to +85 °C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)


Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Power supply rising time	t _R	V _{CC}	—	—	30	ms	
Power supply shutdown time	t _{OFF}	V _{CC}	—	1	—	ms	For repeated operation

- Notes :
- V_{CC} must be lower than 0.2 V before the power supply is turned on.
 - The above standard is a value for performing a power - on reset.
 - In the device, there are internal registers which is initialized only by a power-on reset. When the initial ization of these items is expected, turn on the power supply according to the standards.



Sudden change of power supply voltage may activate the power-on reset function.

When changing the power supply voltage during operation as illustrated below, voltage fluctuation should be minimized so that the voltage rises as smoothly as possible. When raising the power, do not use PLL clock. However, if voltage drop is 1 V/s or less, use of PLL clock is allowed during operation.




(4) UART0, UART1 I/O extended serial timing

(T_A = -40 °C to +85 °C, V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
Serial clock cycle time	t _{SCYC}	SCKx	Internal shift clock Mode output pin is C _L = 80 pF + 1 TTL	8 t _{CP}	—	ns	
SCK ↓ → SOT delay time	t _{SLOV}	SCKx SOTx		- 80	80	ns	
Valid SIN → SCK ↑	t _{IVSH}	SCKx SINx		100	—	ns	
SCK ↑ → valid SIN hold time	t _{SHIX}	SCKx SINx		60	—	ns	
Serial clock H pulse width	t _{SHSL}	SCKx, SINx	External shift clock Mode output pin is C _L = 80 pF + 1 TTL	4 t _{CP}	—	ns	
Serial clock L pulse width	t _{LSLH}	SCKx, SINx		4 t _{CP}	—	ns	
SCK ↓ → SOT delay time	t _{SLOV}	SCKx SOTx		—	150	ns	
Valid SIN → SCK ↑	t _{IVSH}	SCKx SINx		60	—	ns	
SCK ↑ → valid SIN hold time	t _{SHIX}	SCKx SINx		60	—	ns	

- Notes :
- AC rating in CLK synchronous mode.
 - C_L is a load capacitance value on pins for testing.
 - t_{CP} is the machine cycle period (unit : ns) .

• Internal shift clock mode




• External shift clock mode



(5) I²C timing(V_{CC} = 3.3 V ± 0.3 V, V_{SS} = 0.0 V, T_A = -40 °C to +85 °C)


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max		
SCL clock frequency	f _{SCL}	—	—	0	100	kHz	
Bus-free time between stop and start conditions	t _{BUS}	—	—	4.7	—	μs	
Hold time (resend) start	t _{HDSTA}	—	—	4.0	—	μs	The first clock pulse is generated immediately after the period.
SCL clock "L" status hold time	t _{LOW}	—	—	4.7	—	μs	
SCL clock "H" status hold time	t _{HIGH}	—	—	4.0	—	μs	
Resend start condition setup time	t _{SUSTA}	—	—	4.7	—	μs	
Data hold time	t _{HDDAT}	—	—	0	—	μs	
Data set-up time	t _{SUDAT}	—	—	40	—	ns	
SDA and SCL signal rise time	t _r	—	—	—	1000	ns	
SDA and SCL signal fall time	t _f	—	—	—	300	ns	
Stop condition setup time	t _{SUSTO}	—	—	4.0	—	μs	



(6) Timer Input Timing

 $(T_A = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}, V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, V_{SS} = 0.0\text{ V})$


Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TIWH} t_{TIWL}	PWC	—	$4 t_{CP}$	—	ns	



(7) Timer output timing

 $(T_A = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}, V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, V_{SS} = 0.0\text{ V})$


Parameter	Sym- bol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
CLK \uparrow \rightarrow T_{OUT} change time PPG0 to PPG3 change time	t_{TO}	PPGx	—	30	—	ns	



(8) Trigger Input Timing

 $(T_A = -40\text{ }^\circ\text{C to } +85\text{ }^\circ\text{C}, V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, V_{SS} = 0.0\text{ V})$

Parameter	Symbol	Pin name	Condi- tions	Value		Unit	Remarks
				Min	Max		
Input pulse width	t_{TRGH}	INTx	—	$5 t_{CP}$	—	ns	At normal operating
	t_{TRGL}			1	—	μs	At Stop mode




5. USB characteristics


 $(T_A = 0\text{ }^{\circ}\text{C to } +70\text{ }^{\circ}\text{C}, V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}, V_{SS} = 0.0\text{ V})$

Parameter	Symbol	Sym bol	Value		Unit	Remarks
			Min	Max		
Input characteristics	Input High level voltage	V_{IH}	2.0	—	V	
	Input Low level voltage	V_{IL}	—	0.8	V	
	Differential input sensitivity	V_{DI}	0.2	—	V	
	Differential common mode range	V_{CM}	0.8	2.5	V	
Output characteristics	Output High level voltage	V_{OH}	2.8	3.6	V	$I_{OH} = -200\text{ }\mu\text{A}$
	Output Low level voltage	V_{OL}	0.0	0.3	V	$I_{OL} = 2\text{ mA}$
	Cross over voltage	V_{CRS}	1.3	2.0	V	
	Rise time	t_{FR}	4	20	ns	Full Speed
		t_{LR}	75	300	ns	Low Speed
	Fall time	t_{FF}	4	20	ns	Full Speed
		t_{LF}	75	300	ns	Low Speed
	Rising/falling time matching	t_{RFM}	90	111.11	%	(T_{FR}/T_{FF})
t_{RLM}		80	125	%	(T_{LR}/T_{LF})	
Output registance	Z_{DRV}	28	44	Ω	Including $R_s = 27\text{ }\Omega$	


• Data signal timing (Full Speed)




• Data signal timing (Low Speed)



• Load condition (Full Speed)



• Load condition (Low Speed)



MB90335 Series

Preliminary
2004.01.09

■ ORDERING INFORMATION


- MB90335 Series

Part number	Package	Remarks
MB90F337PFM MB90337PFM	64-pin plastic LQFP (FPT-64P-M09)	

PACKAGE DIMENSION

64-pin plastic LQFP
(FPT-64P-M09)

Note 1) * : These dimensions do not include resin protrusion.
Note 2) Pins width and pins thickness include plating thickness.
Note 3) Pins width do not include tie bar cutting remainder.



© 2003 FUJITSU LIMITED F64018S-c-3-5

Dimensions in mm (inches)

Note : The values in parentheses are reference values.

www.DataSheet4U.com

MEMO

www.DataSheet4U.com

MEMO

www.DataSheet4U.com

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Marketing Division
Electronic Devices
Shinjuku Dai-Ichi Seimei Bldg. 7-1,
Nishishinjuku 2-chome, Shinjuku-ku,
Tokyo 163-0721, Japan
Tel: +81-3-5322-3353
Fax: +81-3-5322-3386

<http://edevice.fujitsu.com/>

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC.
1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94088-3470, U.S.A.
Tel: +1-408-737-5600
Fax: +1-408-737-5999

<http://www.fma.fujitsu.com/>

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH
Am Siebenstein 6-10,
D-63303 Dreieich-Buchschlag,
Germany
Tel: +49-6103-690-0
Fax: +49-6103-690-122

<http://www.fme.fujitsu.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD.
#05-08, 151 Lorong Chuan,
New Tech Park,
Singapore 556741
Tel: +65-6281-0770
Fax: +65-6281-0220

<http://www.fmal.fujitsu.com/>

Korea

FUJITSU MICROELECTRONICS KOREA LTD.
1702 KOSMO TOWER, 1002 Daechi-Dong,
Kangnam-Gu, Seoul 135-280
Korea
Tel: +82-2-3484-7100
Fax: +82-2-3484-7111

<http://www.fmk.fujitsu.com/>

F0312

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.