October 1996 Revised October 2004

74VCX162245

Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistors in A Port Outputs

General Description

The VCX162245 contains sixteen non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation. The T/\overline{R} inputs determine the direction of data flow through the device. The \overline{OE} inputs disable both the A and B ports by placing them in a high impedance state.

The 74VCX162245 is designed for low voltage (1.4V to 3.6V) $V_{\rm CC}$ applications with I/O compatibility up to 3.6V. The 74VCX162245 is also designed with 26 Ω series resistance in the A Port outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74VCX162245 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- 1.4V to 3.6V V_{CC} supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in A port outputs
- t_{PD} (B to A)

3.4 ns max for 3.0V to 3.6V V_{CC}

- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- Static Drive (I_{OH}/I_{OL} A outputs)

±12 mA @ 3.0V V_{CC}

- Uses patented noise/EMI reduction circuitry
- Latchup performance exceeds 300 mA
- ESD performance:

Human body model > 2000V

Machine model >200V


Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

Ordering Code:

Order Number	Package Number	Package Description
74VCX162245MTD	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin	Description	
Names	Description	
ŌĒn	Output Enable Input	
T/\overline{R}_n	Transmit/Receive Input	
A ₀ -A ₁₅	Side A Inputs or 3-STATE Outputs	
B ₀ -B ₁₅	Side B Inputs or 3-STATE Outputs	

Connection Diagram




Truth Tables

Inputs		Outputs
OE ₁	T/R ₁	
L	L	Bus B ₀ –B ₇ Data to Bus A ₀ –A ₇
L	Н	Bus A ₀ -A ₇ Data to Bus B ₀ -B ₇
Н	X	HIGH Z State on A ₀ -A ₇ , B ₀ -B ₇

Inputs		Outputs
OE ₂	T/R ₂	
L	L	Bus B ₈ –B ₁₅ Data to Bus A ₈ –A ₁₅
L	Н	Bus A ₈ -A ₁₅ Data to Bus B ₈ -B ₁₅
Н	Х	HIGH Z State on A ₈ -A ₁₅ , B ₈ -B ₁₅

- H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial (HIGH or LOW, inputs and I/O's may not float)
 Z = High Impedance

Logic Diagram



±12 mA

Absolute Maximum Ratings(Note 2)

-0.5V to +4.6V Supply Voltage (V_{CC}) DC Input Voltage (V_I) -0.5V to +4.6V Output Voltage (V_O) Outputs 3-State -0.5V to +4.6VOutputs Active (Note 3) -0.5 to $V_{CC} + 0.5V$ DC Input Diode Current (I_{IK}) $V_I < 0V$ -50 mA DC Output Diode Current (I_{OK}) $V_O < 0V$ -50 mA $V_{O} > V_{CC}$ +50 mA DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or Ground Current per

Supply Pin (I_{CC} or Ground) ±100 mA

-65°C to +150°C Storage Temperature Range (T_{STG})

Recommended Operating Conditions (Note 4)

Power Supply 1.4V to 3.6V Operating 1.2V to 3.6V Data Retention Only Input Voltage -0.3V to 3.6V Output Voltage (V_O) Output in Active States 0V to $V_{\mbox{\footnotesize CC}}$

Output in 3-STATE 0.0V to 3.6V Output Current in IOH/IOL-A Outputs

 $V_{CC} = 3.0V \text{ to } 3.6V$

 $V_{CC} = 2.3V$ to 2.7V±8 mA $V_{CC} = 1.65V \text{ to } 1.95V$ ±3 mA Output Current in $\pm I_{OH}/I_{OL}$ -B Outputs

 $V_{CC} = 3.0V \text{ to } 3.6V$ ± 24mA $V_{CC} = 2.3V \text{ to } 2.7V$ \pm 18mA $V_{CC} = 1.65V \text{ to } 2.3V$ $\pm 6 \text{mA}$ Free Air Operating Temperature (T_A) -40°C to +85°C

Minimum Input Edge Rate (Δt/ΔV)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The Recommended Operating Conditions tables will define the conditions for actual device operation.

Note 3: I_O Absolute Maximum Rating must be observed.

Note 4: Floating or unused pins (inputs or I/O's) must be held HIGH or

DC Electrical Characteristics

Symbol	Parameter	Conditions	(V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		2.7 - 3.6	2.0		
			2.3 - 2.7	1.6		V
			1.65 - 2.3	0.65 x V _{CC}		v
			1.4 - 1.6	0.65 x V _{CC}		
V_{IL}	LOW Level Input Voltage		2.7 - 3.6		0.8	
			2.3 - 2.7		0.7	V
			1.65 - 2.3		0.35 x V _{CC}	v
			1.4 - 1.6		0.35 x V _{CC}	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
	A Outputs	$I_{OH} = -6 \text{ mA}$	2.7	2.2		
		$I_{OH} = -8 \text{ mA}$	3.0	2.4		
		$I_{OH} = -12 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.3 - 2.7	V _{CC} - 0.2		
		$I_{OH} = -4 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -6 \text{ mA}$	2.3	1.8		•
		$I_{OH} = -8 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -3 \text{ mA}$.65	1.4		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -1 \text{ mA}$	1.4	1.05		

DC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{OH}	HIGH Level Output Voltage	I _{OH} = -100 μA	2.7 - 3.6	V _{CC} - 0.2		
	B Outputs	$I_{OH} = -12 \text{ mA}$	2.7	2.2		
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
		$I_{OH} = -100 \mu A$	2.7 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2.0		V
		$I_{OH} = -12 \text{ mA}$	2.3	1.8		V
		$I_{OH} = -18 \text{ mA}$	2.3	1.7		
		$I_{OH} = -100 \mu A$	1.65 - 2.3	V _{CC} - 0.2		
		$I_{OH} = -6 \text{ mA}$	1.65	1.25		
		$I_{OH} = -100 \mu A$	1.4 - 1.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.4	1.05		
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
	A Outputs	I _{OL} = 6 mA	2.7		0.4	
		I _{OL} = 8 mA	3.0		0.55	
		$I_{OL} = 12 \text{ mA}$	3.0		0.8	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 6 mA	2.3		0.4	V
		$I_{OL} = 8 \text{ mA}$	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		I _{OL} = 3 mA	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
V _{OL}	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.7 - 3.6		0.2	
	B Outputs	$I_{OL} = 12 \text{ mA}$	2.7		0.4	
		I _{OL} = 18 mA	3.0		0.4	
		$I_{OL} = 24 \text{ mA}$	3.0		0.55	
		$I_{OL} = 100 \mu A$	2.3 - 2.7		0.2	
		I _{OL} = 12 mA	2.3		0.4	V
		$I_{OL} = 18 \text{ mA}$	2.3		0.6	
		$I_{OL} = 100 \mu A$	1.65 - 2.3		0.2	
		$I_{OL} = 6 \text{ mA}$	1.65		0.3	
		$I_{OL} = 100 \mu A$	1.4 - 1.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.4		0.35	
lı	Input Leakage Current	$0V \le V_1 \le 3.6V$	2.7 - 3.6		±5.0	μΑ
I _{OZ}	3-STATE Output Leakage	0V ≤ V _O ≤ 3.6V	2.7 - 3.6		±10	μΑ
		$V_I = V_{IH}$ or V_{IL}				
I _{OFF}	Power Off Leakage Current	$0V \le (V_1, V_0) \le 3.6V$	0		10	μΑ
I _{CC}	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.7 - 3.6		20	μА
		$V_{CC} \le (V_I, V_O) \le 3.6V \text{ (Note 5)}$	2.7 - 3.6		±20	
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	2.7 - 3.6		750	μΑ

Note 5: Outputs disabled or 3-STATE only.

AC Electrical Characteristics (Note 6)

Symbol	Parameter	Conditions	V _{CC}	$T_A = -40^\circ$	C to +85°C	Units	Figure Number
Syllibol	Parameter	Conditions	(V)	Min	Max	Ullits	
t _{PHL} ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.4		
t _{PLH}	B to A		2.5 ± 0.2	1.0	4.3		Figures 1, 2
			1.8 ± 0.15	1.5	8.6	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	17.2		Figures 5, 6
t _{PZL} ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	4.2		
t_{PZH}	B to A		2.5 ± 0.2	1.0	5.7		Figures 1, 3, 4
			1.8 ± 0.15	1.5	9.8	ns	1,0,1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	19.6		Figures 5, 7, 8
t _{PLZ} ,	Output Disable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	4.1		
t_{PHZ}	B to A		2.5 ± 0.2	1.0	4.8		Figures 1, 3, 4
			1.8 ± 0.15	1.5	8.6	ns	1,0,1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	17.2		Figures 5, 7, 8
t _{PHL} ,	Propagation Delay	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	2.5		
t _{PLH}	A to B		2.5 ± 0.2	1.0	3.0		Figures 1, 2
			1.8 ± 0.15	1.5	6.0	ns	1, 2
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	12.0		Figures 5, 6
t _{PZL} ,	Output Enable Time	$C_L = 30 \text{ pF}, R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PZH}	A to B		2.5 ± 0.2	1.0	4.1		Figures 1, 3, 4
			1.8 ± 0.15	1.5	8.2	ns	1,0,1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	16.4		Figures 5, 7, 8
t _{PLZ} ,	Output Disable Time	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3	0.8	3.5		
t _{PHZ}	A to B		2.5 ± 0.2	1.0	3.8		Figures 1, 3, 4
			1.8 ± 0.15	1.5	6.8	ns	1,0,1
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1	1.0	13.6		Figures 5, 7, 8
t _{OSHL} ,	Output-to-Output Skew	$C_L = 30 \text{ pF, } R_L = 500\Omega$	3.3 ± 0.3		0.5		
toslh	(Note 7)		2.5 ± 0.2		0.5		
			1.8 ± 0.15		0.75	ns	
		$C_L = 15 \text{ pF}, R_L = 2k\Omega$	1.5 ± 0.1		1.5	1	

Note 6: For C_L = 50pF, add approximately 300ps to the AC maximum specification.

Note 7: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}).

Dynamic Switching Characteristics

Symbol	Parameter	Conditions	V _{CC}	$T_A = +25^{\circ}C$	Units
Symbol	Faranietei	Conditions	(V)	Typical	Oilles
V _{OLP}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.25	
	Peak V _{OL} , A to B		2.5	0.6	V
			3.3	0.8	
V _{OLP}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	0.15	
	Peak V _{OL} , B to A		2.5	0.25	V
			3.3	0.35	
V _{OLV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.25	
	Valley V _{OL} , A to B		2.5	-0.6	V
			3.3	-0.8	
V _{OLV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	-0.15	
	Valley V _{OL} , B to A		2.5	-0.25	V
			3.3	-0.35	
V _{OHV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.5	
	Valley V _{OH} , A to B		2.5	1.9	V
			3.3	2.2	
V _{OHV}	Quiet Output Dynamic	$C_L = 30 \text{ pF}, V_{IH} = V_{CC}, V_{IL} = 0V$	1.8	1.55	
	Valley V _{OH} , B to A		2.5	2.05	V
			3.3	2.65	

Capacitance

Symbol	Parameter	Conditions	$\textbf{T}_{\textbf{A}} = +25^{\circ}\textbf{C}$	Units
C _{IN}	Input Capacitance	V_{CC} = 1.8V, 2.5V, or 3.3V, V_I = 0V or V_{CC}	6	pF
C _{I/O}	Output Capacitance	$V_{I} = 0V$, or V_{CC} , $V_{CC} = 1.8V$, 2.5V or 3.3V	7	pF
C _{PD}	·	$V_1 = 0V \text{ or } V_{CC}, f = 10 \text{ MHz}$ $V_{CC} = 1.8V, 2.5V \text{ or } 3.3V$	20	pF

AC Loading and Waveforms (V $_{CC}$ 3.3V \pm 0.3V to 1.8V \pm 0.15V)




FIGURE 1. AC Test Circuit

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	6V at $V_{CC} = 3.3 \pm 0.3V$; $V_{CC} \times 2$ at $V_{CC} = 2.5 \pm 0.2V$; $1.8V \pm 0.15V$
t _{PZH} , t _{PHZ}	GND




FIGURE 2. Waveform for Inverting and Non-inverting Functions




FIGURE 3. 3-STATE Output HIGH Enable and Disable Times for LOW Voltage Logic




FIGURE 4. 3-STATE Output LOW Enable and Disable Times for LOW Voltage Logic

Symbol	V _{CC}				
Cymbo.	$3.3V \pm 0.3V$	2.5V ± 0.2V	1.8V ± 0.15V		
V _{mi}	1.5V	V _{CC} /2	V _{CC} /2		
V_{mo}	1.5V	V _{CC} /2	V _{CC} /2		
V _X	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V		
V _Y	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V		

AC Loading and Waveforms (V $_{CC}$ 1.5V \pm 0.1V)




FIGURE 5. AC Test Circuit

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_{CC} x 2 at $V_{CC} = 1.5V \pm 0.1V$
t _{PZH} , t _{PHZ}	GND




FIGURE 6. Waveform for Inverting and Non-inverting Functions




FIGURE 7. 3-STATE Output HIGH Enable and Disable Times for LOW Voltage Logic





FIGURE 8. 3-STATE Output LOW Enable and Disable Times for LOW Voltage Logic

Symbol	V _{CC}
	1.5V ± 0.1V
V_{mi}	V _{CC} /2
V_{mo}	V _{CC} /2
V _X	V _{OL} + 0.1V
V_{Y}	V _{OH} – 0.1V

Resistors in A

Port Outputs



48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com