


a division of Intech

# MONOLITHIC CMOS, TRIPLE 4-BIT VIDEO DAC WITH LOOKUP TABLE

The RGB DAC 3405S Series combines three video speed digital-to-analog converters, three static RAM arrays organized 32 x 4, internal temperature compensated reference and all the control lines necessary for a full graphics/color monitor interface. All this is contained in a single monolithic low power CMOS/TTL compatible IC.

The RGB DAC 3405S Series can be directly interfaced to CMOS, HCT, TTL and advanced TTL logic families. It is also capable of developing signals in conformance with EIA standards 170/343. Features include small size, synchronous data and control lines for minimal skew and glitch, built-in temperature compensated reference, guaranteed linearity, offset, and gain; plus superior temperature coefficients to make the RGB DAC 3405S Series a state-of-the-art industry leader.

- ❑ **Triple 32 x 4 SRAM lookup table**
- ❑ **Internal reference, temperature compensated**
- ❑ **Small size**
- ❑ **Single +5V operation**
- ❑ **Fully synchronous operation for minimal skew**
- ❑ **Low power CMOS circuitry**
- ❑ **Ideal for videotex systems**



**Composite Video Output**  
NTSC COMPOSITE PICTURE VOLTAGE WAVEFORM  
DEVELOPED FROM RS170 AND CCIR

## SPECIFICATIONS

### ABSOLUTE MAXIMUM RATINGS


Supply Voltage (V <sub>DD</sub> -V <sub>SS</sub> )	6 VDC max.
Supply current (75Ω loads)	60 mA max.
Full Scale output current	40 mA max.
Drive into any digital input (clamped)	±10 mA max.
Output voltage compliance range (each channel)	-0.3 to +2.5 volts instantaneous
Logic input voltage range "0"	V <sub>SS</sub> -0.3 Vdc min.
Logic input voltage range "1"	V <sub>DD</sub> +0.3 Vdc max.
Ambient operating temperature range	0°C to +70°C
Ambient storage temperature range	-55°C to +125°C

Recommended Operating Conditions	Min	Typ	Max	Units
Supply voltage (V <sub>DD</sub> -V <sub>SS</sub> )	4.75	5.00	5.25	Vdc
RL (output load)		37.5		Ω
RSET		2.9		KΩ

Characteristics	Min	Typ	Max	Units
<b>INPUT CHARACTERISTICS</b>				
Digital	4			Bits
Coding	Binary			
Compatibility	TTL or CMOS			
Loading	One equivalent HCT unit load			
Logic "0" @ 10μA max.)	V <sub>SS</sub>	0.4	0.8	Vdc
Logic "1" @ 10μA max.	2.0	2.4	V <sub>DD</sub>	Vdc
<b>OUTPUT CHARACTERISTICS</b>				
Offset all current sources OFF		±1.0	±10.0	μA
Offset - Tc		±5.0	±15.0	ppmFS/°C
Gain (Relative to RSET) <sup>1</sup>		±5	±10	%
Gain Tc		±50	±200	ppm/°C
Gain, variance (each channel, relative to the average of all three)		±2.0	±6.0	%
Linearity				
Integral		±0.1	±0.5	LSB
Differential		±0.1	±0.5	LSB
Linearity TC		±20	±100	ppmFS/°C
Monotonicity	Guaranteed			
<b>DYNAMIC CHARACTERISTICS</b>				
Conversion rate - max. over operating temperature & supply	60			MHz
Settling time (to 0.5 LSB)		12		ns
Set-up time	2			ns
Hold time	2			ns
Output transient glitch energy		50		pV-sec
Output transient glitch amplitude		60		mV
<b>GENERAL INFORMATION</b>				
Internal voltage reference	1.26	1.40	1.54	volts
Color palette		4096		colors
Internal static RAM (32 x 4) (x 3 channels)		32		colors
Max. output current drive capability (for combinations of RSET and RL)	33			mA
Max. output voltage drive capability (for combinations of RSET and RL)	1.5			volts
Power supply current		30	60	mA
		(-66dB)	(-60dB)	
Power supply rejection ratio		0.0005	0.001	%/%(V <sub>DD</sub> -V <sub>SS</sub> )
<b>DIGITAL OUTPUT CHARACTERISTICS</b>				
Do to D3 - When $\overline{OE}$ is enabled.				
Coding	Binary			
Compatibility	TTL or CMOS			
Drive	Two "74S" Schottky loads or 10 HCT equiv. loads			
Logic "0" - 0 to 20mA sink	0	0.1	0.4	Vdc
Logic "1" - 0 to 4mA source	2.7	4.9	5.0	Vdc

	BI-DIR Data Bus		WHT	ASEL	BLANK	REF	MPLX	SYNC
	$\overline{OE}$	$\overline{OVLY}$	CTRL		ADJ	RGB	ADDR	ADJ
3405SWM	yes	yes	yes	yes	yes	yes	yes	yes
3405SW	yes	no	no	yes	yes	no	no	yes
3405S	no	no	no	yes	no	no	no	no

RGBDAC3405S Series Product Guide



Write Mode Timing Diagram

## DEVICE OPERATION

The output of the RGB DAC 3405S is a current source whose full scale value is set by an external resistor. This resistor is connected to an internal reference (1.4V nominal), and the current through the resistor represents 7/16 LSBs of output current. Thus, for a full scale current of 15 LSBs,  $I_O = 1.4R \times 16 \times 15/7 = 48/R$ , where  $I_O$  = full scale output current,  $R$  = current settling resistor (ohms). This resistor is connected from  $I_{set}$  to ground.

Example:  $R_L = 37.5\Omega$ ,  $I_O = .0166$  ( $V_O = 637.5$  mV from black to white level.)

$$R = \frac{48}{I_O} = \frac{48}{0.0166} = 2890 \text{ (ohm)}$$

The value of  $R$  would be  $5780\Omega$  nominal if  $R_L$  were  $75\Omega$ .

## PIN DESCRIPTION

### Read Address (A0 - A4)


This provides address information for the lookup tables during read operations through an edge triggered register. This path to the LUT is enabled by a logic "1" level at the ADDRESS SELECT line. The setup and hold times from valid address to the falling edge of strobe are 2 nanoseconds and 2 nanoseconds minimum, respectively. This input also provides address information for the LUT during write operations. This path to the LUT is enabled by a logic "0" level at the ADDRESS SELECT line. These lines are buffered internally and provide asynchronous access to the LUT.

### Address Select (ASEL)

A logic "1" enables the READ ADDRESS path to the LUT. A logic "0" enables the WRITE ADDRESS path to the LUT. This input does not modify the contents of the LUT and is used to select between display mode (READ ADDRESS) and modify mode (WRITE ADDRESS) operations.

### DATA (D0 - D3)

This input provides LUT data in nibble form during write operations when used in conjunction with WRITE ADDRESS, WE and CSR, CSG or CSB.



Read Mode Timing Diagram

### CHIP SELECT (CSR, CSG, CSB)

The active portion of the LUT is selected with these inputs. During write mode operations the desired LUT location may be modified by a logic "0" at the appropriate CS line, enabling the WRITE ADDRESS lines with the correct LUT address with the new value on the DATA lines and activating the WE line.

During display mode, all three CS lines are held at logic "0" to enable all three channel outputs to the DAC internal registers.

### WRITE ENABLE (WE)

A logic "1" selects read or display mode, a logic "0" selects write mode. When used in conjunction with the WRITE ADDRESS, CS and DATA inputs a modification of a location in the LUT may be made.

### BLANK (BLANK)

A logic "0" on this input synchronously sets all three channels to the blank level. This input overrides data from the LUT and is used to blank the screen. This input may be overridden by the OVERLAY and REF combination. This input is latched into an edge triggered register on the falling edge of STROBE.

### SYNC (SYNC)

The sync amplitude (40 IRE units) is synchronously subtracted from the green DAC output when a logic "0" appears at this input. This input is used to generate composite sync and blank signals to the monitor. This input is latched into an edge triggered register on the falling edge of STROBE.

### STROBE

This is the main clock input of which the falling edge is used to strobe the data and control inputs into an edge triggered register, as well as move this information in a synchronous pipeline fashion.

### ISet (programs gain)

An external resistor connected from this point to VSS programs the DAC full scale outputs in the following manner:  $I_{out} = 48/R$  mA, where  $R$  is the external resistor value in k $\Omega$ .

### BIAS

This is the control amplifier output and should be bypassed to VDD with 0.1  $\mu$ F capacitor. External loading at this point is not recommended.

