## Features

■ True dual ported memory cells which allow simultaneous access of the same memory location

- Two flow-through/pipelined devices

口 $4 \mathrm{~K} \times 18$ organization (CY7C09349AV)
口 $8 \mathrm{~K} \times 18$ organization (CY7C09359AV)

- Three modes
$\square$ Flow-through
$\square$ Pipelined $\square$ Burst

■ Pipelined output mode on both ports allows fast $67-\mathrm{MHz}$ operation
0.35-micron complementary metal oxide semiconductor (CMOS) for optimum speed/power

■ High-speed clock to data access 9 and 12 ns (max)
■ 3.3 V low operating power
$\square$ Active $=135 \mathrm{~mA}$ (typical)
$\square$ Standby $=10 \mu \mathrm{~A}$ (typical)
■ Fully synchronous interface for easier operation
■ Burst counters increment addresses internally a Shorten cycle times
a Minimize bus noise
$\square$ Supported in flow-through and pipelined modes
■ Dual chip enables for easy depth expansion

- Upper and lower byte controls for bus matching
- Automatic power-down

■ Available in 100-pin thin quad flat pack (TQFP)

## Logic Block Diagram



Note

1. $A_{0}-A_{11}$ for $4 \mathrm{~K} ; \mathrm{A}_{0}-\mathrm{A}_{12}$ for 8 K devices.

## Functional Description

The CY7C09349AV and CY7C09359AV are high-speed 3.3 V synchronous CMOS 4 K and $8 \mathrm{~K} \times 18$ dual-port static RAMs. Two ports are provided, permitting independent, simultaneous access for reads and writes to any location in memory. ${ }^{[2]}$ Registers on control, address, and data lines allow for minimal set-up and hold times. In pipelined output mode, data is registered for decreased cycle time. Clock to data valid $\mathrm{t}_{\mathrm{CD} 2}=9 \mathrm{~ns}$ (pipelined). Flow-through mode can also be used to bypass the pipelined output register to eliminate access latency. In flow-through mode data will be available $\mathrm{t}_{\mathrm{CD} 1}=20 \mathrm{~ns}$ after the address is clocked into the device. Pipelined output or flow-through mode is selected via the FT/Pipe pin.
Each port contains a burst counter on the input address register. The internal write pulse width is independent of the LOW-to-HIGH transition of the clock signal. The internal write pulse is self-timed to allow the shortest possible cycle times.

A HIGH on $\overline{C E}_{0}$ or LOW on $\mathrm{CE}_{1}$ for one clock cycle will power down the internal circuitry to reduce the static power consumption. The use of multiple chip enables allows easier banking of multiple chips for depth expansion configurations. In the pipelined mode, one cycle is required with $\overline{\mathrm{CE}}_{0} \mathrm{LOW}$ and $\mathrm{CE}_{1}$ HIGH to reactivate the outputs.
Counter enable inputs are provided to stall the operation of the address input and utilize the internal address generated by the internal counter for fast interleaved memory applications. A port's burst counter is loaded with the port's address strobe (ADS). When the port's count enable (CNTEN) is asserted, the address counter will increment on each LOW-to-HIGH transition of that port's clock signal. This will read/write one word from/into each successive address location until $\overline{\text { CNTEN }}$ is deasserted. The counter can address the entire memory array and will loop back to the start. Counter reset (CNTRST) is used to reset the burst counter.

All parts are available in 100-pin thin quad plastic flatpack (TQFP) packages.

Note
2. When simultaneously writing to the same location, final value cannot be guaranteed.

CY7C09349AV CY7C09359AV

## Contents

PPin Configuration ..... 4
Selection Guide ..... 4
Pin Definitions ..... 5
Maximum Ratings ..... 5
Operating Range ..... 5
Electrical Characteristics ..... 6
Capacitance ..... 6
AC Test Loads ..... 6
Switching Characteristics ..... 7
Switching Waveforms ..... 8
Read Cycle for Flow-through
Output (FT/PIPE = VIL) ..... 8
Read Cycle for Pipelined
8
Operation (FT/PIPE = VIH)
Bank Select Pipelined Read ..... 9
Left Port Write to Flow-through Right Port Read ..... 9
Pipelined Read-to-Write-to-Read ( $\mathrm{OE}=\mathrm{VIL}$ ) ..... 10
Pipelined Read-to-Write-to-Read (OE Controlled) ..... 10
Flow-through Read-to-Write-to-Read (OE = VIL) ..... 11
Flow-through Read-to-Write-to-Read(OE Controlled)11
Pipelined Read with Address Counter Advance ..... 12
Flow-through Read with Address Counter Advance ..... 12
Write with Address Counter Advance (Flow-through orPipelined Outputs)13
Counter Reset (Pipelined Outputs ..... )14
Read/Write and Enable Operatio ..... n15
Address Counter Control Operation ..... 15
Ordering Information ..... 16
$4 \mathrm{~K} \times 183.3 \mathrm{~V}$ Synchronous Dual-Port SRAM ..... 16
8 K $\times 18$ 3.3 V Synchronous Dual-Port SRAM ..... 16
Ordering Code Definitions ..... 16
Package Diagram ..... 17
Acronyms ..... 18
Document Conventions ..... 18
Units of Measure ..... 18
Document History Page ..... 19
Sales, Solutions, and Legal Information ..... 20
Worldwide Sales and Design Support ..... 20
Products ..... 20
PSoC Solutions ..... 20

CY7C09349AV
CY7C09359AV

## Pin Configuration

Figure 1. 100-pin TQFP (Top View)


## Selection Guide

|  | CY7C09349AV <br> CY7C09359AV <br> $\mathbf{- 9}$ | CY7C09349AV <br> $\mathbf{- 1 2}$ |
| :--- | :---: | :---: |
| $\mathrm{f}_{\text {MAX2 }}(\mathrm{MHz})$ (pipelined) | 67 | 50 |
| Max access time (ns) (clock to data, pipelined) | 9 | 12 |
| Typical operating current ICC $(\mathrm{mA})$ | 135 | 115 |
| Typical standby current for $\mathrm{I}_{\text {SB1 }}(\mathrm{mA})$ (both ports TTL level) | 20 | 20 |
| Typical standby current for $\mathrm{I}_{\text {SB3 }}(\mathrm{HA})$ (both ports CMOS level) | 10 | 10 |

Note
3. This pin is NC for CY7C09349AV.

## Pin Definitions

| Left Port | Right Port | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0 \mathrm{~L}}-\mathrm{A}_{12 \mathrm{~L}}$ | $\mathrm{A}_{0 \mathrm{R}}-\mathrm{A}_{12 \mathrm{R}}$ | Address inputs ( $\mathrm{A}_{0}-\mathrm{A}_{11}$ for $4 \mathrm{~K}, \mathrm{~A}_{0}-\mathrm{A}_{12}$ for 8 K devices). |
| $\overline{\mathrm{ADS}}_{\mathrm{L}}$ | $\overline{\mathrm{ADS}}_{\mathrm{R}}$ | Address strobe input. Used as an address qualifier. This signal should be asserted LOW during normal read or write transactions. Asserting this signal LOW also loads the burst address counter with data present on the I/O pins. |
| $\overline{\mathrm{CE}}_{0 \mathrm{~L}}, \mathrm{CE}_{1 \mathrm{~L}}$ | $\overline{C E}_{0 R}, \mathrm{CE}_{1 \mathrm{R}}$ | Chip enable input. To select either the left or right port, both $\overline{\mathrm{CE}}_{0}$ and $\mathrm{CE}_{1}$ must be asserted to their active states ( $\mathrm{CE}_{0} \leq \mathrm{V}_{\mathrm{IL}}$ and $\mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{IH}}$ ). |
| $\mathrm{CLK}_{\mathrm{L}}$ | $\mathrm{CLK}_{\mathrm{R}}$ | Clock signal. This input can be free running or strobed. Maximum clock input rate is $\mathrm{f}_{\text {MAX }}$. |
| $\overline{\text { CNTEN }}_{\text {L }}$ | $\overline{\text { CNTEN }}_{\text {R }}$ | Counter enable input. Asserting this signal LOW increments the burst address counter of its respective port on each rising edge of CLK. $\overline{\text { CNTEN }}$ is disabled if $\overline{\text { ADS }}$ or CNTRST are asserted LOW. |
| $\overline{\text { CNTRST }}_{\text {L }}$ | $\overline{\text { CNTRST }}_{\text {R }}$ | Counter reset input. Asserting this signal LOW resets the burst address counter of its respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN. |
| $\mathrm{I} / \mathrm{O}_{0 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{~L}}$ | $\mathrm{I} / \mathrm{O}_{0 \mathrm{R}}-\mathrm{l} / \mathrm{O}_{17 \mathrm{R}}$ | Data bus input/output (1/O $\mathrm{O}_{0}-1 / \mathrm{O}_{15}$ for $\times 16$ devices). |
| $\overline{\mathrm{LB}}_{\mathrm{L}}$ | $\overline{L B}_{\mathrm{R}}$ | Lower byte select input. Asserting this signal LOW enables read and write operations to the lower byte ( $\mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{8}$ for $\times 18, \mathrm{I} / \mathrm{O}_{0}-\mathrm{I} / \mathrm{O}_{7}$ for $\times 16$ ) of the memory array. For read operations both the $\overline{\mathrm{LB}}$ and $\overline{\mathrm{OE}}$ signals must be asserted to drive output data on the lower byte of the data pins. |
| $\overline{U B}_{L}$ | $\overline{U B}_{R}$ | Upper byte select input. Same function as $\overline{\mathrm{LB}}$, but to the upper byte ( $/$ / $\mathrm{O}_{8 / 9 \mathrm{~L}}-\mathrm{l} / \mathrm{O}_{15 / 17 \mathrm{~L}}$ ). |
| $\overline{O E}_{L}$ | $\overline{\mathrm{OE}}_{\mathrm{R}}$ | Output enable input. This signal must be asserted LOW to enable the I/O data pins during read operations. |
| $\mathrm{R} / \bar{W}_{\mathrm{L}}$ | $\mathrm{R} / \bar{W}_{\mathrm{R}}$ | Read/write enable input. This signal is asserted LOW to write to the dual port memory array. For read operations, assert this pin HIGH. |
| $\overline{\mathrm{FT}} / \mathrm{PIPE}_{\mathrm{L}}$ | $\overline{\mathrm{FT}}$ /PIPE $\mathrm{R}_{\mathrm{R}}$ | Flow-through/pipelined select input. For flow-through mode operation, assert this pin LOW. For pipelined mode operation, assert this pin HIGH. |
| GND |  | Ground input. |
| NC |  | No connect. |
| $\mathrm{V}_{\mathrm{CC}}$ |  | Power input. |

## Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. User guidelines are not tested.
Storage temperature............................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with power applied. $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage to ground potential ............... -0.5 V to +4.6 V
DC voltage applied to
outputs in high $Z$ state $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
DC input voltage $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Output current into outputs (LOW) .............................. 20 mA
Static discharge voltage...........................................> 2001 V
Latch-up current .....................................................> 200 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\mathbf{c c}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V} \pm 300 \mathrm{mV}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter | Description |  | CY7C09349AV <br> CY7C09359AV |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | -9 |  |  | -12 |  |  |  |
|  |  |  | Min | Typ | Max | Min | Typ | Max |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage ( $\left.\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}\right)$ |  | 2.4 | - | - | 2.4 | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage ( $\left.\mathrm{V}_{\mathrm{CC}}=\mathrm{Min}, \mathrm{I}_{\mathrm{OH}}=+4.0 \mathrm{~mA}\right)$ |  | - |  | 0.4 | - |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage |  | 2.0 |  | - | 2.0 |  | - | V |
| $\mathrm{V}_{\mathrm{IL}}$ | Input LOW voltage |  | - |  | 0.8 | - |  | 0.8 | V |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output leakage current |  | -10 |  | 10 | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {cc }}$ | Operating current ( $\mathrm{V}_{\mathrm{CC}}=\mathrm{Max}$, IOUT $=0 \mathrm{~mA}$ ) outputs disabled | Commercial | - | 135 | 230 | - | 115 | 180 | mA |
|  |  | Industrial |  | - |  |  | 155 | 250 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | $\begin{aligned} & \text { Standby current (both ports TTL level) }{ }^{[4]} \\ & \mathrm{CE}_{\mathrm{L}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ | Commercial |  | 20 | 75 |  | 20 | 70 | mA |
|  |  | Industrial |  | - |  |  | 30 | 80 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | $\begin{aligned} & \text { Standby current (one port TTL level) }{ }^{[4]} \\ & \mathrm{CE}_{\mathrm{L}} \text { or } \mathrm{CE}_{R} \geq \mathrm{V}_{\mathrm{IH}}, f=f_{\mathrm{MAX}} \end{aligned}$ | Commercial |  | 95 | 155 |  | 85 | 140 | mA |
|  |  | Industrial |  | - |  |  | 95 | 150 | mA |
| $\mathrm{I}_{\text {SB3 }}$ | $\begin{aligned} & {\stackrel{\text { Standby current }}{\mathrm{CE}_{\mathrm{L}}} \text { and } \overline{\mathrm{CE}}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{CC}}-0.2 \mathrm{~V}, \mathrm{f}=0}{ }^{[4]} \\ & \end{aligned}$ | Commercial |  | 10 | 500 |  | 10 | 500 | $\mu \mathrm{A}$ |
|  |  | Industrial |  | - |  |  | 10 | 500 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {SB4 }}$ | Standby current (one port CMOS level) ${ }^{[4]}$ $\mathrm{CE}_{\mathrm{L}}$ or $\mathrm{CE}_{\mathrm{R}} \geq \mathrm{V}_{\mathrm{IH}}, \mathrm{f}=\mathrm{f}_{\text {MAX }}$ | Commercial |  | 85 | 115 |  | 75 | 100 | mA |
|  |  | Industrial |  |  |  |  | 85 | 110 | mA |

## Capacitance

| Parameter | Description | Test Conditions | Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 10 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output capacitance | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 10 | pF |

## AC Test Loads



## Notes

4. $\overline{\mathrm{CE}}_{\mathrm{L}}$ and $\overline{\mathrm{CE}}_{\mathrm{R}}$ are internal signals. To select either the left or right port, both $\overline{\mathrm{CE}}_{0}$ AND $C E_{1}$ must be asserted to their active states ( $\overline{\mathrm{CE}}_{0} \leq \mathrm{V}_{\mathrm{IL}}$ and $C E_{1} \geq \mathrm{V}_{\mathrm{IH}}$ ).

## Switching Characteristics

Over the Operating Range

| Parameter | Description |  | $\begin{aligned} & \text { CY7C0 } \\ & \text { CY7C0 } \end{aligned}$ | $\begin{aligned} & \text { 49AV } \\ & 59 \mathrm{AV} \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | -9 |  | -12 |  |  |
|  |  | Min | Max | Min | Max |  |
| $\mathrm{f}_{\text {MAX1 }}$ | $\mathrm{f}_{\text {Max }}$ flow-through | - | 40 | - | 33 | MHz |
| $\mathrm{f}_{\text {MAX2 }}$ | $\mathrm{f}_{\text {Max }}$ pipelined | - | 67 | - | 50 | MHz |
| $\mathrm{t}_{\mathrm{CYC} 1}$ | Clock cycle time - flow-through | 25 | - | 30 | - | ns |
| $\mathrm{t}_{\mathrm{CYC} 2}$ | Clock cycle time - pipelined | 15 | - | 20 | - | ns |
| $\mathrm{t}_{\mathrm{CH} 1}$ | Clock HIGH time - flow-through | 12 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{CL1}}$ | Clock LOW time - flow-through | 12 | - | 12 | - | ns |
| $\mathrm{t}_{\mathrm{CH} 2}$ | Clock HIGH time - pipelined | 6 | - | 8 | - | ns |
| $\mathrm{t}_{\mathrm{CL2}}$ | Clock LOW time - pipelined | 6 | - | 8 | - | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Clock rise time | - | 3 | - | 3 | ns |
| $\mathrm{t}_{\mathrm{F}}$ | Clock fall time | - | 3 | - | 3 | ns |
| $\mathrm{t}_{\mathrm{SA}}$ | Address set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{HA}}$ | Address hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\mathrm{SC}}$ | Chip enable set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{HC}}$ | Chip enable hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\text {SW }}$ | R/W set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{HW}}$ | R/W hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\text {SD }}$ | Input data set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Input data hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\text {SAD }}$ | $\overline{\text { ADS set-up time }}$ | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\text {HAD }}$ | $\overline{\text { ADS }}$ hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\text {SCN }}$ | $\overline{\text { CNTEN }}$ set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\mathrm{HCN}}$ | $\overline{\text { CNTEN }}$ hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\text {SRST }}$ | $\overline{\text { CNTRST }}$ set-up time | 4 | - | 4 | - | ns |
| $\mathrm{t}_{\text {HRST }}$ | $\overline{\text { CNTRST }}$ hold time | 1 | - | 1 | - | ns |
| $\mathrm{t}_{\mathrm{OE}}$ | Output enable to data valid | - | 10 | - | 12 | ns |
| tolz | $\overline{\text { OE }}$ to low Z | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\mathrm{OHz}}$ | $\overline{\mathrm{OE}}$ to high Z | 1 | 7 | 1 | 7 | ns |
| $\mathrm{t}_{\mathrm{CD1}}$ | Clock to data valid - flow-through | - | 20 | - | 25 | ns |
| $\mathrm{t}_{\mathrm{CD2}}$ | Clock to data valid - pipelined | - | 9 | - | 12 | ns |
| $\mathrm{t}_{\mathrm{DC}}$ | Data output hold after clock HIGH | 2 | - | 2 | - | ns |
| $\mathrm{t}_{\text {CKHZ }}$ | Clock HIGH to output high Z | 2 | 9 | 2 | 9 | ns |
| $\mathrm{t}_{\text {CKLZ }}$ | Clock HIGH to output low Z | 2 | - | 2 | - | ns |

## Port to port delays

| $\mathrm{t}_{\text {CWDD }}$ | Write port clock HIGH to read data delay | - | 40 | - | 40 | ns |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{CCS}}$ | Clock to clock set-up time | - | 15 | - | 15 | ns |

## Switching Waveforms

Read Cycle for Flow-through Output ( $\left.\overline{\text { FT/PIPE }}=\mathrm{V}_{\mathrm{IL}}\right)^{[5,6,7,8]}$


Read Cycle for Pipelined Operation ( $\left.\overline{\mathrm{FT}} / \mathrm{PIPE}=\mathrm{V}_{\mathbf{I H}}\right)^{[5,6,7,8]}$


## Notes

5. $\overline{\mathrm{OE}}$ is asynchronously controlled; all other inputs are synchronous to the rising clock edge.
6. $\overline{\text { ADS }}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CNTEN}$ and $\mathrm{CNTRST}=\mathrm{V}_{\mathrm{IH}}$ -
7. The output is disabled (high-impedance state) by $\overline{\mathrm{CE}}_{0}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{CE}_{1}=\mathrm{V}_{\mathrm{IL}}$ following the next rising edge of the clock.
8. Addresses do not have to be accessed sequentially since $A D S=V_{I L}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only.

CY7C09349AV
CY7C09359AV

Switching Waveforms (continued)
Bank Select Pipelined Read ${ }^{[9,10]}$


Left Port Write to Flow-through Right Port Read ${ }^{[11,12,13,14]}$


Notes
9. In this depth expansion example, B1 represents Bank \#1 and B2 is Bank \#2; Each bank consists of one Cypress dual-port device from this data sheet. $\mathrm{ADDRESS}_{(B 1)}=$ ADDRESS $_{(\mathrm{B} 2)}$.
10. $\overline{\mathrm{UB}}, \overline{\mathrm{LB}}, \overline{\mathrm{OE}}$ and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1(\mathrm{~B} 1)}, \mathrm{CE}_{1(\mathrm{~B} 2)}, \mathrm{R} / \overline{\mathrm{W}}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
11. The same waveforms apply for a right port write to flow-through left port read.
12. $\overline{\mathrm{CE}}_{0}, \overline{\mathrm{UB}}, \overline{\mathrm{LB}}$, and $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \overline{\mathrm{CNTEN}}$, and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.
13. $\overline{O E}=V_{\text {IL }}$ for the right port, which is being read from. $\overline{O E}=V_{I H}$ for the left port, which is being written to.
14. If $\mathrm{t}_{\mathrm{C} C s} \leq$ maximum specified, then data from right port READ is not valid until the maximum specified for $\mathrm{t}_{\mathrm{CWDD}}$. If $\mathrm{t}_{\mathrm{CCS}}>$ maximum specified, then data is not valid until $\mathrm{t}_{\mathrm{CCS}}+\mathrm{t}_{\mathrm{CD} 1} \cdot \mathrm{t}_{\mathrm{CWDD}}$ does not apply in this case.

## Switching Waveforms (continued)

Pipelined Read-to-Write-to-Read ( $\left.\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)^{[15,16,17,18]}$


Pipelined Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[15, ~ 16, ~ 17, ~ 18] ~}$


[^0]
## Switching Waveforms (continued)

Flow-through Read-to-Write-to-Read ( $\left.\left.\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}\right)^{[19,} 20,22,23\right]$


Flow-through Read-to-Write-to-Read ( $\overline{\mathrm{OE}}$ Controlled) $\left.{ }^{[19,} 20,21,22,23\right]$


## Notes

19. $\overline{\text { ADS }}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CNTEN}}$ and $\overline{\text { CNTRST }}=\mathrm{V}_{\mathrm{IH}}$.
20. Addresses do not have to be accessed sequentially since $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 21. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
21. $\overline{C E}_{0}$ and $\overline{A D S}=V_{I L} ; C E_{1}, \overline{C N T E N}$, and $\overline{C N T R S T}=V_{I H}$.
22. During "No operation," data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

Switching Waveforms (continued)
Pipelined Read with Address Counter Advance ${ }^{[24]}$


Flow-through Read with Address Counter Advance ${ }^{[24]}$


Note
24. $\overline{\mathrm{CE}}_{0}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \mathrm{R} / \overline{\mathrm{W}}$ and $\overline{\mathrm{CNTRST}}=\mathrm{V}_{\mathrm{IH}}$.

CY7C09349AV
CY7C09359AV

Switching Waveforms (continued)
Write with Address Counter Advance (Flow-through or Pipelined Outputs) ${ }^{[25,26]}$


[^1]CY7C09349AV
CY7C09359AV

Switching Waveforms (continued)
Counter Reset (Pipelined Outputs) $\left.{ }^{[27,} 28,29,30\right]$


[^2]Read/Write and Enable Operation ${ }^{[31,32,33]}$

| Inputs |  |  |  |  | Outputs | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{OE}}$ | CLK | $\overline{C E}_{0}$ | CE1 | R/W | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{17}$ |  |
| X | - | H | X | X | High Z | Deselected ${ }^{[34]}$ |
| X | $\ldots$ | X | L | X | High Z | Deselected ${ }^{[34]}$ |
| X | - | L | H | L | DIN | Write |
| L | - | L | H | H | Dout | Read ${ }^{[34]}$ |
| H | X | L | H | X | High Z | Outputs disabled |

Address Counter Control Operation ${ }^{[31,35,36,37]}$

| Address | Previous <br> Address | CLK | $\overline{\text { ADS }}$ | $\overline{\text { CNTEN }}$ | $\overline{\text { CNTRST }}$ | I/O | Mode | Operation |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| X | X | - | X | X | L | $\mathrm{D}_{\text {out(0) }}$ | Reset | Counter reset to address 0 |
| $\mathrm{A}_{\mathrm{n}}$ | X | - | L | X | H | $\mathrm{D}_{\text {out(n) }}$ | Load | Address load into counter |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | H | H | $\mathrm{D}_{\text {out(n) }}$ | Hold | External address blocked—counter <br> disabled |
| X | $\mathrm{A}_{\mathrm{n}}$ | - | H | L | H | $\mathrm{D}_{\text {out(n+1) }}$ | Increment | Counter enabled—internal address <br> generation |

[^3]
## Ordering Information

4 K $\times 18$ 3.3 V Synchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :--- | :---: | :--- | :--- |
| 9 | CY7C09349AV-9AXC | A100 | 100-pin Pb-free Thin Quad Flat Pack | Commercial |
| 12 | CY7C09349AV-12AXC | A100 | 100 -pin Pb-free Thin Quad Flat Pack | Commercial |

8 K $\times 18$ 3.3 V Synchronous Dual-Port SRAM

| Speed <br> (ns) | Ordering Code | Package <br> Name | Package Type | Operating <br> Range |
| :---: | :---: | :---: | :--- | :---: |
| 9 | CY7C09359AV-9AXC | A100 | 100-pin Pb-free Thin Quad Flat Pack | Commercial |

## Ordering Code Definitions



## Package Diagram

Figure 2. 100-pin Thin Plastic Quad Flat Pack (TQFP) A100
100 Lead Thin Plastic Quad Flatpack 14 X 14 X 1.4mm - A100


JEDEC STD REF MS-026
2. BODY LENGTH DIMENSIICN DUES NIT INCLUDE MLLD PRDTRUSION/END FLASH

MILD PROTRUSIDN/END FLASH SHALL NDT EXCEED 0.0098 in ( 0.25 mm ) PER SIDE BODY LENGTH DIMENSIINS ARE MAX PLASTIC BODY SIZE INCLUDING MLLD MISMATCH 3. DIMENSIDNS IN MILLIMETERS

1.00 REF.

NDTE: PKG. CAN HAVE



CY7C09349AV
CY7C09359AV

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CE | chip enable |
| CLK | clock |
| CMOS | complementary metal oxide semiconductor |
| I/O | Input/output |
| OE | output enable |
| SRAM | static random access memory |
| TQFP | thin quad flat pack |

## Document Conventions

Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celcius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microamperes |
| mA | milliamperes |
| mV | millivolts |
| mW | milliwatts |
| ns | nanoseconds |
| pF | picofarad |
| V | volts |
| W | watts |

## Document History Page

| Document Title: CY7C09349AV/CY7C09359AV 3.3 V 4 K/8 K $\times 18$ Synchronous Dual Port Static RAM <br> Document Number: 001-63888 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| $* *$ | 2998931 | $09 / 16 / 2010$ | RAME | New Datasheet |
| *A | 3386551 | $09 / 28 / 2011$ | ADMU | Updated footnotes <br> Updated Package Diagram. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface <br> cypress.com/go/powerpsoc <br> Lighting \& Power Control <br> cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2010-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    15. Addresses do not have to be accessed sequentially since $\overline{A D S}=V_{I L}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 16. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
    17. $\mathrm{CE}_{0}$ and $\mathrm{ADS}=\mathrm{V}_{\mathrm{IL}} ; \mathrm{CE}_{1}, \mathrm{CNTEN}$, and $\mathrm{CNTRST}=\mathrm{V}_{\mathrm{IH}}$.
    18. During "No operation", data in memory at the selected address may be corrupted and should be rewritten to ensure data integrity.

[^1]:    Notes
    25. $\overline{C E}_{0}, \overline{U B}, \overline{L B}$, and $R / \bar{W}=V_{I L} ; C E_{1}$ and $\overline{C N T R S T}=V_{I H}$.
    26. The "Internal Address" is equal to the "External Address" when $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}}$ and equals the counter output when $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IH}}$.

[^2]:    Notes
    27. Addresses do not have to be accessed sequentially since $\overline{\mathrm{ADS}}=\mathrm{V}_{\mathrm{IL}}$ constantly loads the address on the rising edge of the CLK. Numbers are for reference only. 28. Output state (HIGH, LOW, or high-impedance) is determined by the previous cycle control signals.
    29. $\overline{C E}_{0}, \overline{U B}$, and $\overline{L B}=V_{I L} ; C E_{1}=V_{I H}$.
    30. No dead cycle exists during counter reset. A READ or WRITE cycle may be coincidental with the counter reset.

[^3]:    Notes
    31. "X" = "Don't Care," "H" = $\mathrm{V}_{1 \mathrm{H}}$, "L" = $\mathrm{V}_{\mathrm{IL}}$.
    32. $\overline{\mathrm{ADS}}, \overline{\mathrm{CNTEN}}, \overline{\mathrm{CNTRST}}=$ "Don't Care."
    33. $\overline{O E}$ is an asynchronous input signal.
    34. When CE changes state in the pipelined mode, deselection and read happen in the following clock cycle.
    35. $C E_{0}$ and $O E=V_{I L} ; C E_{1}$ and $R / W=V_{I H}$.
    36. Data shown for flow-through mode; pipelined mode output will be delayed by one cycle.
    37. Counter operation is independent of $\mathrm{CE}_{0}$ and $\mathrm{CE}_{1}$.

