
4	REVISIONS																									
LTR								DES	CRIP	TION									DAT	E (YF	- <b>M</b> O-	DA)	A	PPR	OVE	)
Α	Add edit	devi oria	ice al c	typ han	e 02 ges	. M	la ke ough	cha out.	nge	s to	tal	ole	Ι, 1	fig	ure	1, 6	and		199	O JU	JNE	29				
																		•					İ			
REV	T	7									Г				Π			Γ	Γ	Γ						
SHEET																										
REV																										
SHEET											_								L		_					
REV STAT		-	RE			Α	Α	Α	Α	Α	Α	Α		A	Α	Α.	Α	Α_	Α	<u> </u>	<u> </u>				_	
OF SHEE	.13		SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	L		_		L		
PMIC N/A						PRE	PARE	DBY	0	11						DEF	ENSI	E EL!	ECTF	ONIC	CS S	UPPI	Y CF	NTF	R	
STANI	DAF	RDI	ZE	D	ŀ	CHE	CKE	D BY	7	qu	n			1					YTOI						••	
	LIT/				L	Ch	al	OA	٤_		40			ᅪ	MICD	001	DCIII	TC	LIN	ΕΛD	CM	ns	16.		Λ/Γ	
	AW					APE	POV	FP P	ή.	0	,				CONV	ERT	RCUI ER,	MONO	)LIT	HIC	SIL	ICON	10-1	, 110	A/L	'
THIS DRA						DR4	WIN		ROV	AL D	ATE	_		+	SIZE	T		ACE	CODE							
FOR USE B'	GENC	IES C	)F TH	E	S			GUST			-				A				268		Ì	59	62	-89	<b>367</b>	6
DEPARTI		OF D	EFE	NSE				N LEV	ΈL					╊		L					OF.					_
AWISCH	C N/A SHEET 1 OF 14																									

\* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60911

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.



± U.S. GOVERNMENT PRINTING OFFICE 1989--749-033

Recommended operating conditions. 1/ Ambient operating temperature range  $(T_A)$  - - - - - --55°C to +125°C  $^{+4.5}$  V dc to  $^{+}$ V<sub>A</sub>  $^{2}$ /  $^{-4.5}$  V dc to  $^{-5.5}$   $^{-7}$  dc +4.5 V dc to +5.5 V dc -4.5 V dc to -5.5 V dc 0 V dc Analog reference input voltage (VREF) range - - - -+4.5 V dc Analog input voltage range: AGND to +VREF -VRFF to +VRFF 2. APPLICABLE DOCUMENTS 2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein. **SPECIFICATION** MILITARY MIL-M-38510 - Microcircuits, General Specification for. **STANDARD** MILITARY MIL-STD-883 - Test Methods and Procedures for Microelectronics. BULLETIN MILITARY MIL-BUL-103 - List of Standardized Military Drawings (SMD's). (Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.) 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence. 3. REQUIREMENTS 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.  $3.2\,$  Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein. 1/ All voltages reference to AGND and DGND tied together.  $\frac{7}{2}$ / In addition, +VD must not be greater than +VA +0.3 V dc. STANDARDIZED SIZE Α 5962 - 89676 **MILITARY DRAWING** REVISION LEVEL **DEFENSE ELECTRONICS SUPPLY CENTER** SHEET **DAYTON, OHIO 45444** 

DESC FORM 193A SEP 87

★ U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

- 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
- 3.2.2 Truth table. The truth table shall be as specified on figure 2.
- 3.2.3 Block diagram. The block diagram shall be as specified on figure 3.
- 3.2.4 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full ambient operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 <u>Marking</u>. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section  $\frac{4}{4}$  of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A or B using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-89676
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 4

SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

	TABLE I.	Llectri	cal perfo	rmance	chara	acteristi	<u>cs</u> .			
Test	Symbol	-55°C unless	Conditio	125°C	ied	Device type	   Group A  subgroups  		mits     Max	   Unit
Resolution for which no missing codes is guaranteed	  RES 	1/			,	A11 	1,2,3	16		Bits
Integral linearity error	INL I	   <u>1</u> / <u>2</u> /	1			01	1,2,3		  ±5.0    ±1.0	l   LSB 
Full-scale error	FSE	1/2/	,			01	1,2,3		±4.0	LSB
Full-scale error drift	dFSE/d <sub>t</sub>	1/ 2/	′ <u>3</u> / <u>4</u> /			A11	2,3		±4.0	LSB
Unipolar offset error	VOFF	1/ 2/	1			01 02	1,2,3		±4.0  ±3.0	LSB
Unipolar offset error drift	dV0FF/d <sub>t</sub>	1/ 2/	′ <u>3</u> / <u>4</u> /			All	2,3		±2.0	LSB
Bipolar offset error	  BOFF 	<u>1/ 2</u> /	,			01	1,2,3		±4.0	l   LSB 
Bipolar offset error drift	dB0FF/d <sub>t</sub>	1/ 2/	′ <u>3</u> / <u>4</u> /			A11	2,3		±3.0	l LSB
Bipolar negative full-scale error	BNFSE	1/ 2/	,			01	1,2,3		  ±5.0  ±3.0	   LSB 
Bipolar negative full-scale error drift	dBNFSE/d <sub>t</sub>	1/ 2/	′ <u>3</u> / <u>4</u> /			A11	2,3		±3.0	LSB
Peak harmonic or spurious noise	  S/PN		input, ful ude, bipol				4,5,6	92 100		dB
		  12 kHz  amplitu	input, fu ude, bipol	ll scal ar mode	e <u>1/</u>	01 02		82 85		   dB 
Signal to noise ratio	S/(N+D)		input, ful ide, bipol				4,5,6	84 90	 	l dB l
See footnotes at end of	table.									
STANDARDIZ MILITARY DRA			SIZE A				!	5962-8	9676	-
DEFENSE ELECTRONICS S		<u> </u>	REVISION LEVEL			SHEET 5				

± U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

Analog input capacitance in fine mode  Digital input voltage (HOLD, CLKIN, CAL, INTRLV, BW, RST, BP/UP, AU, RD, CS)	VIH CIN	unless    Unipola  TA = +2      Bipolar	25°C 1/3/ mode 25°C 1/3/	specified	type All	subgroups     4 	Min	375 220	pF
Capacitance in fine mode  Digital input voltage (HOLD, CLKIN, CAL, INTRLV, BW, RST, BP/UP, AU, RD, CS)	AIH	T <sub>A</sub> = +2   Bipolar   T <sub>A</sub> = +2	25°C 1/3/ mode 25°C 1/3/		A11	4		    	pF
(HOLD, CLKIN, CAL, INTRLV, BW, RST, BP/UP, AU, RD, CS)	VIL	TA = +2	25°C <u>1/ 3/</u>			 		  220	
(HOLD, CLKIN, CAL, INTRLV, BW, RST, BP/UP, AU, RD, CS)	VIL	<u>5</u> / <u>6</u> /	,		1	<u> </u>		] 	
BP/UP, AU, RD, CS)	1			'	   A11 	1,2,3	2.0		٧
Digital input current	IIN				   			0.8	
		<u>5/ 6/</u>	,		All	1,2,3		  ±10 	μА
Digital output voltage (D <sub>O</sub> -D <sub>15</sub> , SDATA,	v <sub>oL</sub>	  Logic "   ISINK =	0", 5/ 6/ -1.6 mA		A11	1,2,3		0.4	٧
SCLK, EOC, EOT)	v <sub>OH</sub>	  Logic "  ISOURCE	$1^{\circ}$ , $\frac{5}{6}$ / $\frac{6}{\mu}$ A				+VD -1.0		
digh impedance state output current	I <sub>OZ</sub>	  Pins D <sub>O</sub> to D <sub>15</sub> only,			A11	1,2,3	]   	   ±10   	μА
Conversion time	tc	1/ 6/	7/		A11	9,10,11		16.25	μS
Acquisition time	tACQ	T <sub>A</sub> = +2	25°C <u>1/ 2/</u>	<u>3</u> / <u>8</u> /	   A11 	   9 		3.75	μS
「hroughput	tpUT	1/ 2/	<u>6</u> /		A11	9,10,11	50		kHz
Positive analog supply current	I <sub>A</sub> +	+VA, +\  -VA, -\	/D = 5.5 V /D = -5.5 V	<u>6/</u> <u>9</u> /	All	1,2,3	1	  19.0   	mA
Negative analog supply current	I <sub>A</sub> -		/D = 5.5 V /D = -5.5 V	<u>6/</u> <u>9</u> /	A11	1,2,3		19.0	mA
See footnotes at end of	table.								
STANDARD			SIZE A			ļ	5962-8	9676	
MILITARY DR DEFENSE ELECTRONICS		TER		REVIS	ION LEVEL	<del>- i</del>	SHEET		

± U. S. GOVERNMENT PRINTING OFFICE: 1989—7494033

TABLE	. 1. <u>F16</u>	ctrical pe	TIOTHANCE	: cnara	teris	SEICS - C	ontinuea.	<u> </u>		ı
Test	Symbo1	Co   -55°C <   unless o	nditions T <sub>A &lt;</sub> +12 therwise	25°C specif	ied	Device type	Group A subgroups		ni <b>ts</b> Max	Unit
Positive digital supply current	I <sub>D</sub> +	  +V <sub>A</sub> , +V <sub>D</sub>  -V <sub>A</sub> , -V <sub>D</sub>	= 5.5 V = -5.5 V	<u>6</u> / <u>9</u> /		All	1,2,3		6.0	l mA
Negative digital supply current	I <sub>D</sub> -	+V <sub>A</sub> , +V <sub>D</sub>	= 5.5 V = -5.5 V	<u>6</u> / <u>9</u> /		All	1,2,3		6.0	   mA 
Master clock frequency 10/	fCLK	Internall  CLKIN = C  TA = -55°  +VD, +VA	V dc, C = 4.5 V,	ted,		All	11	1.75		MHz   
		-V <sub>D</sub> , -V <sub>A</sub>	= -4.5 V				ļ			
HOLD pulse width	t <sub>HPW</sub>	5/6/1	<u>.1</u> / (see	figure	4)	A11	9,10,11	1 f <sub>CLK</sub> +50	t <sub>C</sub>	ns
Data delay time	t <sub>DD</sub>	5/6/1	<u>1</u> / (see	figure	4)	A11	9,10,11		100	l ns
EOC pulse width	tepw	5/6/1	1/ (see	figure	4)	All	9,10,11	4   f <sub>CLK</sub>   -20		   ns   
CAL, INTRLV to CS low setup time	t <sub>CS</sub>	5/6/1	<u>.1</u> / (see	figure	5)	All	9,10,11	20		ns
AO to CS and RD low setup time	tas	5/6/1	<u>.1</u> / (see	figure	5)	All	9,10,11	20		ns
CS or RD high to AO invalid hold time	t <sub>AH</sub>	5/6/1	<u>.1</u> / (see	figure	5)	All	9,10,11	50		ns
CS high to CAL, INTRLV invalid hold time	t <sub>CH</sub>	5/6/1	<u>1</u> / (see	figure	5)	A11	9,10,11	50		ns
CS low to data valid access time	t <sub>CA</sub>	RD = logi 5/6/1	c "0", <u>1</u> / (see 1	figure	5)	A11	9,10,11		150	ns
RD low to data valid access time	t <sub>RA</sub>	CS = logi   5/ 6/ 1	c "0", 1/ (see	figure	5)	A11	9,10,11	     	150	ns
See footnotes at end of	table.							•		
STANDARDI			SIZE <b>A</b>					5962-8	39676	
MILITARY DR.  DEFENSE ELECTRONICS DAYTON, OHIO	SUPPLY CI	-			REVIS	ION LEVEL		SHEET		

	Symbol	Conditions	Device	Group A	Li	Unit	
		-55°C < T <sub>A</sub> < +125°C unless otherwise specified	type	subgroups  	Min	Max	<u> </u>
utput float delay	t <sub>FD</sub>	5/ <u>6</u> / <u>11</u> / (see figure 5)	A11	9,10,11		140	l ns
DATA to SCLK rising setup time	tss	5/ <u>6</u> / <u>11</u> / (see figure 6)	A11	9,10,11	2 F <sub>CLK</sub>		ns
	<u> </u>		1	1	-50	<u> </u>	1
CLK rising to SDATA	t <sub>SH</sub>	<u>5/6/11/</u> (see figure 6)	All	9,10,1	1	-50	-50

- +V<sub>A</sub>, +V<sub>D</sub> = +5.0 V; -V<sub>A</sub>, -V<sub>D</sub> = -5.0 V; V<sub>REF</sub> = +4.5 V dc;  $f_{CLK}$  = 4 MHz; analog source impedance = 200 ohms; error tests are done after calibration at the temperature of interest.
- 2/ Synchronous sampling mode ( $\overline{EOT}$  connected to  $\overline{HOLD}$ ), interleave disabled.
- 3/ This parameter shall be measured only for initial characterization and after process or design changes which may affect this parameter.
- 4/ Total drift over -55°C to +125°C since calibration at power-up at +25°C.
- $+V_A$ ,  $+V_D = +5.0 \text{ V dc} \pm 10\%$ ;  $-V_A$ ,  $-V_D = -5.0 \text{ V dc} \pm 10\%$ .
- $\frac{6}{}$  This parameter is guaranteed, if not tested, at  $T_A$  = +25°C. This parameter is tested at  $T_A$  = -55°C and +125°C.
- 7/ Measured from falling transition on  $\overline{\text{HOLD}}$  to falling transition on  $\overline{\text{EUC}}$ .
- 8/ Acquisition time is the time allowed by the converter for acquisition of the input voltage prior to conversion.
- 9/ All outputs unloaded; all inputs swinging between +Vp and 0 V dc.
- $\underline{10}/$  Externally supplied maximum clock frequency is 4 MHz. Analog parametric measurements are done with the maximum external clock (see 1/).
- 11/ Inputs: logic "0" = 0 V, logic "1" =  $\pm V_D$ ;  $C_L = 50 pF$ .

STANDARDIZED MILITARY DRAWING	SIZE A		5962-89676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 8	-

± U. S. GOVERNMENT PRINTING OFFICE, 1989--749-033

Device types	01 ar	nd 02	Device types	01 ar	nd 02
	Q	х	   Case outlines	Q	X
Terminal   number	   Termina 	al symbols	   Terminal   number	   Termina 	al symbols
1 2 3 4 4 5 6 7 7 8 9 10 11 12 13 14	HOLD D0 D1 D1 D2 D3 D4 D5 D6 D7 D6ND + VD D8 D9	HOLD D0 D1 D2 D3 D4 D5 D6 NC D7 DGND + YD NC	23 24 25 26 27 28 29 30 31 31 32 33 34 35	AO BP/UP +VA AIN AGND VREF REFBUF -VA TST RST BW INTRLV CAL -VD	CLKIN CS RD AO BP/UP +YA AIN AGND YBEE NC -YA TST RST
15 16 17 18	D <sub>11</sub> D <sub>12</sub> D <sub>13</sub> D <sub>14</sub>	NC D <sub>9</sub> D <sub>10</sub>	37 38 39 40	EOT EOC SCLK SDATA	BW INTRLV CAL -VD
19 20 21 21 22	D <sub>15</sub> CLKIN CS RD	D <sub>12</sub>   D <sub>13</sub>   D <sub>14</sub>   D <sub>15</sub>	41 42 43 44	   	EOT   EOC   SCLK   SDATA

FIGURE 1. Terminal connections

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-89676
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 9

★ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033

		·					
Function	HOLD	CS	CAL	INTRLY	RD	A0	RST
Hold and start convert		X	X	X	X	*	0
Initiate burst calibration	Х	0	1	X	X	*	0
Stop burst calibration and begin track	1	     0	0	) ) X	     X	*	0
Initiate interleave calibration	Х	0	X	0	X	*	0_
Terminate interleave calibration	Х	0	l X	1	l X	*	0
Read output data	Х	0	T L X	l X	0	1	   0
Read status register	1	0	l X	X	0	0	0
High impedence data bus	Х	1	Х	X	X	*	X
High impedence data bus	Х	Х	Х	X	1	*	Х
Reset	X	X	X	l X	X	Х	1
Reset	0	0	   X	l X	X	0	l X

\* The status of AO is not critical to the operation specified. However, AO should not be low with CS and HOLD low, or a software reset will result.

FIGURE 2. Truth table


STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-89676


REVISION LEVEL
SHEET
A
10

DESC FORM 193A SEP 87

± U S. GOVERNMENT PRINTING OFFICE: 1989—749-033



± U. S. GOVERNMENT PRINTING OFFICE: 1989-749-033



## 4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 7 and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.

## 4,3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A or B using the circuit submitted with the certificate of compliance (see 3.6 herein).
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

   MIL-STD-883 test requirements   	Subgroups   (per method   5005, table I)
Interim electrical parameters   (method 5004)	1, 4
  Final electrical test parameters   (method 5004)	1*, 2, 3, 4, 5, 6, 10, 11
  Group A test requirements   (method 5004)	  1, 2, 3, 4,  5, 6, 9**, 10, 11
  Groups C and D end-point   electrical parameters   (method 5005)	2, 3

\* PDA applies to subgroup 1.\*\* Subgroup 9, if not tested, shall be guaranteed to the limits specified in table I herein.

## PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

## 6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>			5962-89676	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	- A	SHEET 13	

DESC FORM 193A **SEP 87** 

**★ U. S. GOVERNMENT PRINTING OFFICE: 1989--749-033** 

- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone (513) 296-5375.
- 6.6 Approved source of supply. An approved source of supply is listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendor listed in MIL-BUL-103 has agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved source of supply listed below is for information purposes only and is current only to the date of the last action of this document.

Military drawing part number	Vendor   CAGE   number	Vendor similar part number <u>1</u> /
5962-8967601QX	0A384	CS5016-SD16B
   5962-8967601XX 	0A384	CS5016-SE16B
5962-8967602QX	0A384	CS5016-TD16B
5962-8967602XX	0A384	   CS5016-TE16B 

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

0A384

Vendor name and address

Crystal Semiconductor P.O. Box 17847 4210 South Industrial Drive Austin, Texas 78760

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1989—749-033

019273 \_ \_ \_ \_