## FEATURES

- Low cost integrated amplifier with step attenuator
- Attenuation Range: 0-58 dB, adjustable in 1 dB increments via a 3 wire serial control
- Meets DOCSIS distortion requirements at a +60dBmV output signal level
- Programmable address allows multiple parts to share control bus
- Low distortion and low noise
- Frequency range: $5-100 \mathrm{MHz}$
- 5 Volt operation
- -40 to $+85^{\circ} \mathrm{C}$ temperature range


## APPLICATIONS

- MCNS/DOCSIS Compliant Cable Modems
- CATV Interactive Set-Top Box
- Telephony over Cable Systems
- OpenCable Set-Top Box
- Residential Gateway


## PRODUCT DESCRIPTION

The ARA2000 is designed to provide the reverse path amplification and output level control functions in a CATV Set-Top Box or Cable Modem. It incorporates a digitally controlled precision step attenuator that is preceded by an ultra low noise amplifier stage, and followed by an ultra-linear output driver amplifier. This device uses a balanced circuit design that exceeds the


MCNS/DOCSIS requirement for harmonic performance at a +60 dBmV output level while only requiring a single polarity +5 V supply. Both the input and output are matched to 75 ohms with an appropriate transformer. The precision attenuator provides up to 58 dB of attenuation in 1 dB increments. The ARA2000 has a programmable address that allows multiple devices to share a common control bus. The ARA2000 is offered in a 28 -pin SSOP package featuring a heat slug on the bottom of the package.


Figure 1: Cable Modem or Set Top Box Application Diagram


Figure 2: Functional Block Diagram


Figure 3: Pin Out

Table 1: Pin Description

| PIN | NAME | DESCRIPTION | PIN | NAME | DESCRIPTION |
| :---: | :--- | :--- | :---: | :---: | :--- |
| 1 | GND | Ground | 15 | C0 | Device Address 0 |
| 2 | VATTN | Supply for Attenuator | 16 | C1 | Device Address 1 |
| 3 | ATTiN (+) | Attenuator (+) Input ${ }^{(2)}$ | 17 | N/C | No Connection ${ }^{(1)}$ |
| 4 | A1out (+) | Amplifier A1 (+) Output | 18 | GNDcmos | Ground for Digital CMOS <br> Circuit |
| 6 | A1N (+) | Amplifier A1 (+) Input ${ }^{(2)}$ | 19 | ATTout (-) | Attenuator (-) Output ${ }^{(2)}$ |

Notes:
(1) All N/C pins should be grounded.
(2) Pins should be AC-coupled. No external DC bias should be applied.

## ELECTRICAL CHARACTERISTICS

Table 2: Absolute Minimum and Maximum Ratings

| PARAMETER | MIN | MAX | UNIT |
| :--- | :---: | :---: | :---: |
| Analog Supply (pins 2, 4, 9, 21, 24) | 0 | 9 | VDC |
| Digital Supply: Vcmos (pin 11) | 0 | 6 | VDC |
| Amplifier Controls Vg1, Vg2 (pins 6, 23) | -5 | 2 | V |
| RF Power at Inputs (pins 5, 8) | - | +60 | dBmV |
| Digital Interface (pins 12, 13, 14, 15, 16) | -0.5 | $\mathrm{~V}_{\text {cmos }+0.5}$ | V |
| Storage Temperature | -55 | +200 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Temperature | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Time | - | 5 | Sec |

[^0]Table 3: Operating Ranges

| PARAMETER | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Amplifier Supply: VDD (pins 4, 9,21,24) | 4.5 | 5.0 | 7.0 | VDC |
| Attenuator Supply: VATtN (pin 2) | VDD -0.5 | 5.0 | 7.0 | VDC |
| Digital Supply: Vcmos (pin 11) | 3.0 | - | 5.5 | VDC |
| Digital Interface (pins 12, 13, 14, 15,16) | 0 | - | $V_{c m o s ~}^{c \mid}$ | V |
| Amplifier Controls Vg1, Vg2 (pins 6, 23) | -5 | 1 | 2 | V |
| Case Temperature | -40 | 25 | 85 | ${ }^{\circ} \mathrm{C}$ |

The device may be operated safely over these conditions; however, parametric performance is guaranteed only over the conditions defined in the electrical specifications.

Table 4: DC Electrical Specifications
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Vdd, Vattn, V cmos = +5.0 VDC; Vg1, Vg2 = +1.0 V (Tx enabled); Vg1, Vg2 = 0 V (Tx disabled)

| PARAMETER | MIN | TYP | MAX | UNIT | COMMENTS |
| :--- | :---: | :---: | :---: | :---: | :--- |
| Amplifier A1 Current (pins 4, 9) | - | 48 | 80 | mA | Tx enabled <br> Tx disabled |
| Amplifier A2 Current (pins 21, 24) | - | 2.4 | 6 | 77 | 120 |
|  | - | 3.7 | 9 | mA | Tx enabled <br> Tx disabled |
| Attenuator Current (pin 2) | - | 9 | 15 | mA |  |
| Total Power Consumption | - | 0.67 | 1.08 | W | Tx enabled <br> Tx disabled |
| Thermal Resistance $(\theta \mathrm{Jc})$ | - | 75 | 150 | mW |  |

Table 5: AC Electrical Specifications
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; Vdd, $\mathrm{V}_{\text {atten, }} \mathrm{V}$ cmos $=+5.0 \mathrm{VDC} ; \mathrm{Vg} 1, \mathrm{Vg} 2=+1.0 \mathrm{~V}$ (Tx enabled); $\mathrm{Vg} 1, \mathrm{Vg} 2=0 \mathrm{~V}$ ( Tx disabled)

| PARAMETER | MIN | TYP | MAX | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Gain (10 MHz) | 27.5 | 29.3 | 30.5 | dB | 0 dB attenuation setting |
| Gain Flatness | - | $\begin{gathered} 0.75 \\ 1.5 \end{gathered}$ | - | dB | 5 to 42 MHz <br> 5 to 65 MHz |
| Gain Variation over Temperature | - | -0.006 | - | $\mathrm{dB} / 8 \mathrm{C}$ |  |
| Attenuation Steps | $\begin{gathered} 0.65 \\ 1.6 \\ 3.6 \\ 7.5 \\ 15.0 \\ 30.2 \end{gathered}$ | $\begin{gathered} 0.83 \\ 1.70 \\ 3.75 \\ 7.75 \\ 15.40 \\ 30.75 \end{gathered}$ | $\begin{gathered} 1.00 \\ 2.05 \\ 4.0 \\ 8.0 \\ 15.8 \\ 31.3 \end{gathered}$ | dB | Monotonic |
| Maximum Attenuation | 58.6 | 60.3 | - | dB |  |
| $2^{\text {nd }}$ Harmonic Distortion Level $\text { ( } 10 \mathrm{MHz} \text { ) }$ | - | -75 | -53 | dBc | +60 dBmV into 75 Ohms |
| $3^{\text {rd }}$ Harmonic Distortion Level $(10 \mathrm{MHz})$ | - | -60 | -53 | dBc | +60 dBmV into 75 Ohms |
| $3{ }^{\text {rd }}$ Order Output Intercept | 78 | - | - | dBmV |  |
| 1 dB Gain Compression Point | - | 68.5 | - | dBmV |  |
| Noise Figure | - | 3.0 | 4.0 | dB | Includes input balun loss |

Note: As measured in ANADIGICS test fixture
continued: AC Electrical Specifications
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{dd}}, \mathrm{V}_{\text {Att }}, \mathrm{V}$ cmos $=+5.0 \mathrm{VDC} ; \mathrm{Vg} 1, \mathrm{Vg} 2=+1.0 \mathrm{~V}$ ( Tx enabled); $\mathrm{Vg} 1, \mathrm{Vg} 2=0 \mathrm{~V}$ ( Tx disabled)

| PARAMETER | MIN | TYP | MAX | UNIT | COMMENTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Noise Power Active/ No Signal/ Min. Atten. Set Active/ No Signal/ Max. Atten. Set. | - | - | $\begin{aligned} & -38.5 \\ & -53.8 \end{aligned}$ | dBmV | Any 160 kHz bandwidth from 5 to 42 MHz |
| Isolation (45 MHz) in Tx disable mode | - | 65 | - | dB | Difference in output signal between Tx enable and Tx disable |
| Differential Input Impedance | - | 300 | - | Ohms | between pins 5 and 8 (Tx enabled) |
| Input Impedance | - | 75 | - | Ohms | with transformer (Tx enabled) |
| Input Return Loss <br> (75 Ohm characteristic impedance) |  | $\begin{gathered} -20 \\ -5 \end{gathered}$ | $-12$ | dB | Tx enabled Tx disabled |
| Differentail Output Impedance | - | 300 | - | Ohms | between pins 21 and 24 |
| Output Impedance | - | 75 | - | Ohms | with transformer |
| Output Return Loss <br> (75 Ohm characteristic impedance) |  | $\begin{aligned} & -17 \\ & -15 \end{aligned}$ | $\begin{aligned} & -12 \\ & -10 \end{aligned}$ | dB | Tx enabled Tx disabled |
| Output Voltage Transient Tx enable/ Tx disable | - | $4$ | $\begin{gathered} 100 \\ 7 \end{gathered}$ | mVp-p | 0 dB attenuator setting 24 dB attenuator setting |

Note: As measured in ANADIGICS test fixture


Figure 4: Test Circuit

Figure 5: Attenuation Level vs Control Word


Figure 6: Gain \& Noise Figure vs Frequency


Figure 7: Gain \& Noise Figure vs VdD


Figure 8: Gain \& Noise Figure vs Temperature


Figure 9: Harmonic Distortion vs Vdd Pout $=58 \mathrm{dBmV}$


Figure 10: Harmonic Distortion vs Vdd Pout $=58 \mathrm{dBmV}$

2nd Harmonic $\quad-$-3rd Harmonic


Figure 11: Harmonic Distortion vs Temperature Pout $=58 \mathrm{dBmV}$


Figure 12: Harmonic Distortion vs Power Out


Figure 13: Transients vs Attenuation
Pout $=55 \mathrm{dBmV}$ at 0 dB attenuation


Figure 14: Harmonic Performance over

$$
\text { Frequency } \quad \text { Роut }=+62 \mathrm{dBmV}
$$



Figure 15: $\mathrm{IIP}_{2}$ \& IIP3 vs Frequency


Figure 16: $\mathrm{IIP}_{2}$ \& $\mathrm{IIP}_{3}$ vs VDD


## LOGIC PROGRAMMING

## Programming Instructions

The programming word is set through a 16 bit shift register via the data, clock and enable lines. The data is entered in order with the most significant bit (MSB) first and the least significant bit (LSB) last. The
enable line must be low for the duration of the data entry, then set high to latch the shift register. The rising edge of the clock pulse shifts each data value into the register.

Table 6: Programming Word

| DATA BIT | $\mathrm{D}_{15}$ | $\mathrm{D}_{14}$ | $\mathrm{D}_{13}$ | $\mathrm{D}_{12}$ | $\mathrm{D}_{11}$ | $\mathrm{D}_{10}$ | $\mathrm{D}_{9}$ | $\mathrm{D}_{8}$ | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Value | P 7 | P 6 | P 5 | P 4 | P 3 | P 2 | P 1 | P 0 | 0 | 0 | 0 | 1 | C 1 | C 0 | 1 | 1 |

Table 7: Data Description

| VALUE | FUNCTION <br> ( $\mathbf{1} \mathbf{\text { on, } \mathbf { 0 } = \text { bypass } )}$ |
| :---: | :---: |
| P 7 | $\mathrm{~N} / \mathrm{A}$ |
| P 6 | $\mathrm{~N} / \mathrm{A}$ |
| P 5 | 32 dB Attenuator Bit |
| P 4 | 16 dB Attenuator Bit |
| P 3 | 8 dB Attenuator Bit |
| P 2 | 4 dB Attenuator Bit |
| P 1 | 2 dB Attenuator Bit |
| P 0 | 1 dB Attenuator Bit |

Table 8: Device Address

|  |  | LOGIC LEVEL INPUT TO <br> ADDRESS DEVICE |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{C 1}$ | $\mathbf{C 0}$ | Pin 16 (C1) | Pin $\mathbf{1 5}$ (C0) |
| 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

The device is selected when the logic inputs at pins 16 and 15 match the values of data bits C1 and C0, respectively.

Table 9: Digital Interface Specification

| PARAMETER | MIN | TYP | MAX | UNIT |
| :--- | :---: | :---: | :---: | :---: |
| Logic High Input: VH | 2.0 | - | - | V |
| Logic Low Input: VL | - | - | 0.8 | V |
| Logic Input Current Consumption | - | - | 0.01 | mA |
| Data to Clock Set Up Time: tcs | 50 | - | - | ns |
| Data to Clock Hold Time: tch | 10 | - | - | ns |
| Clock Pulse Width High: tcwh | 50 | - | - | ns |
| Clock Pulse Width Low: tcwL | 50 | - | - | ns |
| Clock to Load Enable Setup Time: tes | 50 | - | - | ns |
| Load Enable Pulse Width: tew | 50 | - | - | ns |
| Rise Time: tr | - | 10 | - | ns |
| Fall Time: t | - | 10 | - | ns |



Figure 17: Serial Data Input Timing

## APPLICATION INFORMATION

## Transmit Enable / Disable

The ARA2000 includes two amplification stages that each can be shut down through external control pins Vg 1 and Vg 2 (pins 6 and 23, respectively.) By applying a slightly positive bias of typically +1.0 Volts, the amplifier is enabled. In order to disable the amplifier, the control pin needs to be pulled to ground.

A practical way to implement the necessary control is to use bias resistor networks similar to those shown in the test circuit schematic (Figure 4.) Each network includes a resistor shunted to ground that serves as a pull-down to disable the amplifier when no control voltage is applied. When a positive voltage is applied, the network acts as a voltage divider that presents the required +1.0 Volts to enable the amplifier. By selecting different resistor values for the voltage divider, the network can accommodate different control voltage inputs.

The Vg 1 and Vg 2 pins may be connected together directly, and controlled through a single resistor network from a common control voltage.

## Amplifier Bias Current

The Iset pins (7 and 22) set the bias current for the amplification stages. Grounding these pins results in the maximum possible current. By placing a resistor from the pin to ground, the current can be reduced. The recommended bias conditions use the configuration shown in the test circuit schematic in Figure 4.

## Thermal Layout Considerations

The device package for the ARA2000 features a heat slug on the bottom of the package body. Use of the heat slug is an integral part of the device design. Soldering this slug to the ground plane of the PC board will ensure the lowest possible thermal resistance for the device, and will result in the longest MTF (mean time to failure.)

A PC board layout that optimizes the benefits of the heat slug is shown in Figure 18. The via holes located under the body of the device must be plated through to a ground plane layer of metal, in order to provide a sufficient heat sink. The recommended solder mask outline is shown in Figure 19.


Figure 18: PC Board Layout

## Output Transformer

Matching the output of the ARA2000 to a 75 Ohm load is accomplished using a 2:1 turns ratio transformer. In addition to providing an impedance transformation, this transformer provides the bias to the output amplifier stage via the center tap.

The transformer also cancels even mode distortion products and common mode signals, such as the voltage transients that occur while enabling and disabling the amplifiers. As a result, care must be taken when selecting the transformer to be used at the output. It must be capable of handling the RF and DC power requirements without saturating the core,
and it must have adequate isolation and good phase and amplitude balance. It also must operate over the desired frequency and temperature range for the intended application.

## ESD Sensitivity

Electrostatic discharges can cause permanent damage to this device. Electrostatic charges accumulate on test equipment and the human body, and can discharge without detection. Proper precautions and handling are strongly recommended. Refer to the ANADIGICS application note on ESD precautions.


Figure 19: Solder Mask Outline

## PACKAGE OUTLINE



| ${ }^{5}$ | INCHES |  | MILLIMETERS |  | NOTE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Lin. | max. | Miv. | wav. |  |
| A | 0.058 | 0.068 | 1.47 | 1.73 |  |
| $\mathrm{A}_{1}$ | 0.000 | 0.004 | 0.00 | 0.10 |  |
| $A_{2}$ | 0.054 | 0.060 | 1.37 | 1.52 |  |
| B | 0.008 | 0.014 | 0.20 | 0.35 | 5 |
| C | 0.007 | 0.012 | 0.18 | 0.30 | 5 |
| D | 0.385 | 0.393 | 9.78 | 9.98 | 2 |
| E | 0.151 | 0.157 | 3.84 | 3.99 | 3 |
| e | 0.025 BSC |  | 0.64 ESC |  | 4 |
| H | 0.228 | 0.244 | 5.79 | 6.20 |  |
| h | $0.015 \times 45^{\circ}$ |  | $0.38 \times 45^{\circ}$ |  |  |
| L | 0.016 | 0.032 | 0.41 | 0.81 |  |
| LE | 0.042 | - | 1.07 | - |  |
| Q | O* | $8{ }^{*}$ | $0{ }^{\circ}$ | $8{ }^{\circ}$ |  |
| S | 0.105 | 0.135 | 2.67 | 3.43 | 6 |
| T | 0.045 | 0.075 | 1.41 | 1.91 | 6 |

NOTES:

1. CONTROLLING DIMENSION: INCHES
2. DIMENSION "D" DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED 0.006 [ 0.15 mm ] PER SIDE.
3. DIMENSION "E" DOES NOT INCLUDE INTER-LEAD FLASH OR PROTRUSIONS. INTER-LEAD FLASH AND PROTRUSIONS SHALL NOT EXCEED 0.010 [ 0.25 mm ] PER SIDE.
4. MAXIMUM LEAD TWIST/SKEW TO BE $\pm 0.0035$ [ 0.089 mm ].
5. LEAD WIDTH " $B$ " AND THICKNESS "C" MAX. DIMENSION IS AFTER PLATING.
6. DIMENSIONS "S" AND "T" INDICATE EXPOSED SLUG AREA.

Figure 20: S12 Package Outline - 28 Pin SSOP with Heat Slug

## COMPONENT PACKAGING

Volume quantities of the ARA2000 are supplied on tape and reel. Each reel holds 3,500 pieces.


Figure 21: Reel Dimensions


Figure 22: Tape Dimensions

NOTES

NOTES

NOTES

ORDERING INFORMATION

| ORDER NUMBER | TEMPERATURE <br> RANGE | PACKAGE <br> DESCRIPTION | COMPONENT PACKAGING |
| :---: | :---: | :---: | :---: |
| ARA2000S12P1 | -40 to $85^{\circ} \mathrm{C}$ | 28 Pin SSOP <br> with Heat Slug | 3,500 piece tape and reel |

## Sanladicics

ANADIGICS, Inc.
141 Mount Bethel Road
Warren, New Jersey 07059, U.S.A.
Tel: +1 (908) 668-5000
Fax: +1 (908) 668-5132
URL: http://www.anadigics.com
E-mail: Mktg@anadigics.com

## IMPORTANT NOTICE

ANADIGICS, Inc. reserves the right to make changes to its products or to discontinue any product at any time without notice. The product specifications contained in Advanced Product Information sheets and Preliminary Data Sheets are subject to change prior to a product's formal introduction. Information in Data Sheets have been carefully checked and are assumed to be reliable; however, ANADIGICS assumes no responsibilities for inaccuracies. ANADIGICS strongly urges customers to verify that the information they are using is current before placing orders.

## WARNING

ANADIGICS products are not intended for use in life support appliances, devices or systems. Use of an ANADIGICS product in any such application without written consent is prohibited.


[^0]:    Stresses in excess of the absolute ratings may cause permanent damage. Functional operation is not implied under these conditions. Exposure to absolute ratings for extended periods of time may adversely affect reliability.
    Notes:

    1. Pins $3,5,8,10,19,20,25$ and 26 should be AC-coupled. No external DC bias should be applied.
    2. Pins 7 and 22 should be grounded or pulled to ground through a resistor. No external DC bias should be applied.
