

## YGV606

AVDP (Advanced Video Display Processor)

### ■ OUTLINE

The AVDP is the ideal VDP (video display processor) for display screen control of consumer TVs. It has a number of high level display and drawing functions. Therefore, graphic systems for OSD, education equipment, children's toys, etc., can all be easily realized at nominal cost.

### ■ FEATURES

#### Display functions

- Display mode                      Bitmap graphics and sprite
- Display resolution                NTSC     : 368 × 240 (480)  
  PAL       : 368 × 280 (560)  
Numbers in parentheses indicate interlace alternate mode.
- Number of display colors        Built-in color pallet, 256 colors out of a selection of 260,000 colors can be displayed. This makes it possible to display natural images.  
Simultaneous 16 color/256 color/32768 color (when using two AVDPs) display.
- Scroll                               Scrollable in all directions.  
An XY coordinate image space (bitmap) can be set freely in any screen structure.  
A scroll display area of any size can be set in the image space.
- Sprite                               Two 32 × 32 dot sprites can be displayed.  
Color can be displayed in dot units.
- Color bus                           An external superimposed display can be constructed using the output of the color bus.  
Multiple plane structure with multiple AVDPs is possible through the color bus input terminal.
- Others                               Display window can be set and mosaic display is possible.  
Divided screen display is possible.

YAMAHA CORPORATION


■ 9945524 0001912 495 ■

1


YGV606 CATALOG
CATALOG No.: LSI-4GV6062
1993. 7



## ■ BLOCK DIAGRAM





## ■ PIN ASSIGNMENT



## ■ TERMINAL FUNCTION

### 1) CPU interface

- CD7-0 (I/O)  
8-bit bi-directional CPU data bus.
- PS2-0 (I)  
I/O port No. specification input. Selects P#6 – P#0 of AVDP.
- $\overline{\text{CSW}}$  (I)  
Strobe signal input for AVDP data write from the CPU.
- $\overline{\text{CSR}}$  (I)  
Strobe signal input for AVDP data read out from the CPU.




- $\overline{\text{WAIT}}$  (O: Open drain output)  
Output of wait signal to the CPU.
- $\overline{\text{INT}}$  (O: Open drain output)  
Output of the interruption request signal to the CPU.
- $\overline{\text{RESET}}$  (I)  
Power on reset input. AVDP is initialized during low level.

### 2) VRAM interface


- VD7-0 (I/O)  
VRAM data bus.
- VA9-0 (O)  
VRAM address bus.
- $\overline{\text{RAS}}$  (O)  
DRAM row address strobe signal for VRAM.
- $\overline{\text{CAS}}$  (O)  
DRAM column address strobe signal for VRAM.
- $\overline{\text{OE}}$  (O)  
DRAM data output enable signal for VRAM.
- $\overline{\text{WE}}$  (O)  
DRAM write enable signal for VRAM.

### 3) CRT interface

- R, G, B (O: analog output)  
Linear RGB output.




- CAT 1, 0 (O)  
Attribute timing output of the color code. It is output at the linear RGB output timing of the color code in accordance with AT1 and AT0 of the color palette.
- CB7-0 (I/O)  
Display color code output of the AVDP (2 dots earlier than the linear RGB), or display color code input to the AVDP.
- DCLK (O)  
Dot clock output. The input and output of the terminals CB7 to 0 synchronize this clock.



- CBDR (O)  
This shows the input and output status of terminals CB7 to 0  
When the level of CBDR is low, CB7 to 0 function as an input terminal. Conversely, when the level of CBDR is high, CB7 to 0 function as an output terminal.
- CSYNC (O)  
Composite synchronizing signal or vertical synchronous signal.
- HSYNC (O)  
Horizontal synchronous signal. Equalizing pulse is not inserted. The synchronous signal width can be selected from two types: normal width and 50% duty width.
- BLANK (O)  
Retrace line blanking interval.
- FSC (O)  
Sub-carrier clock output for NTSC video encoder. It is effective only in NTSC mode.

- **VRESET (I)**

Vertical timing reset input. The input signal to this terminal is sampled with a cycle clock of approx. 4.5  $\mu$ sec, when low level is detected three times in succession, the internal V counter is reset to the vertical synchronous starting line of the even number field at the next HTL timing (HSYNC starting timing).



- **HRESET (I)**

Horizontal timing reset input. AVDP horizontal timing is set to the horizontal synchronous starting position during the fall of this signal. The phase of the dot clock in relation to the main clock is fixed.

- **TCB (O)**

Color burst insertion timing signal.

- **SM (I)**


Scan mode selection input.

SM	Scan mode
High	NTSC
Low	PAL

#### 4) Clock

- **XIN (I), XOUT (O)**

Crystal oscillator connection terminal. External transmission clock should be input to the XIN terminal.



#### 5) Power supply

- **AVDD, AVSS (I)**

Analog power supply input for RGB.

- **VDD, VSS (I)**


Digital power supply input.

#### 6) Others

- **TSTP (I)**

Input for internal circuit test. Normally used when high or N.C. is input. When low level is input, the operation cannot be guaranteed.

■ SYSTEM CONFIGURATION EXAMPLE





## ■ ELECTRICAL CHARACTERISTICS

### • Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	VDD	-0.5~+7.0	V
Input terminal voltage	VI	-0.5~VDD+0.5	V
Output terminal voltage	VO	-0.5~VDD+0.5	V
Output terminal current	IO	-20~+20	mA
Storage temperature	Tstg	-50~+125	°C

### • Recommended Operating Conditions

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	VDD	4.75	5.00	5.25	V
Supply voltage	VSS		0		V
Low-level Input voltage (except for the XIN terminal)	VIL	-0.3		0.8	V
High-level Input voltage (except for the XIN terminal)	VIH	2.0		VDD+0.3	V
Low-level Input voltage (the XIN terminal)	VIL	-0.3		1.5	V
High-level Input voltage (the XIN terminal)	VIH	3.5		VDD+0.3	V
Ambient operating temperature	Top	0		70	°C

### • Electrical Characteristics Under Recommended Operating Conditions


#### • DC Characteristics

Item	Symbol	Measuring conditions	Min.	Typ.	Max.	Unit
Low-level output voltage	VOL	IOL=1.6 mA			0.4	V
High-level output voltage (except for the OPEN DRAIN terminal)	VOH	IOH=-1.0 mA	4.0			V
Input leakage current	ILI				10	μA
Output leakage current	ILO				25	μA
Power consumption	IDD			60		mA

#### • Terminal capacity

Item	Symbol	Min.	Typ.	Max.	Unit
Input terminal capacity	CI			8	pF
Output terminal capacity	CO			10	
Input/Output terminal capacity	CIO			12	

## EXTERNAL DIMENSION



The specifications of this product are subject to improvement changes without prior notice.

AGENCY

## YAMAHA CORPORATION

Address inquiries to:  
Semi-conductor Sales Department

- **Head Office** 203, Matsunokijima, Toyooka-mura,  
Iwata-gun, Shizuoka-ken, 438-01  
Electronic Equipment business section  
Tel. 0539-62-4918 Fax. 0539-62-5054
- **Tokyo Office** 3-4, Surugadai Kanda, Chiyoda-ku,  
Tokyo, 101  
Ryumeikan Bldg. 4F  
Tel. 03-3255-4481 Fax. 03-3255-4488
- **Osaka Office** 3-12-9, Minami Senba, Chuo-ku,  
Osaka City, Osaka, 542  
Shinsaibashi Plaza Bldg. 4F  
Tel. 06-252-7980 Fax. 06-252-5615
- **U.S.A. Office** YAMAHA Systems Technology  
981 Ridder Park Drive San Jose, CA95131  
Tel. 408-437-3133 Fax. 408-437-8791

9945524 0001921 4T8