YAMAHA LSI

YGV606

AVDP (Advanced Video Display Processor)

■ **OUTLINE**

The AVDP is the ideal VDP (video display processor) for display screen control of consumer TVs. It has a number of high level display and drawing functions. Therefore, graphic systems for OSD, education equipment, children's toys, etc., can all be easily realized at nominal cost.

■ **FEATURES**

Display functions

|	
• Display mode	Bitmap graphics and sprite
• Display resolution	NTSC : 368 × 240 (480)
	PAL : 368 × 280 (560)
	Numbers in parentheses indicate interlace alternate mode.
• Number of display colors	Built-in color pallet, 256 colors out of a selection of 260,000 colors can be displayed. This makes it possible to display natural images.
	Simultaneous 16 color/256 color/32768 color (when using two AVDPs) display.
• Scroll	Scrollable in all directions.
	An XY coordinate image space (bitmap) can be set freely in any screen structure.
	A scroll display area of any size can be set in the image space.
• Sprite	Two 32 × 32 dot sprites can be displayed.
	Color can be displayed in dot units.
• Color bus	An external superimposed display can be constructed using the output of the color bus.
	Multiple plane structure with multiple AVDPs is possible through the color bus input terminal.
• Others	Display window can be set and mosaic display is possible.
	Divided screen display is possible.

YAMAHA CORPORATION

YGV606 CATALOG
CATALOG No.: LSI-4GV6062
1993. 7

Drawing functions

- Command types   Block transfer (Rectangle area, point)
  Linear drawing
  Border color detection
- Drawing attributes   Logical operation (NOT, AND, OR, EOR, etc.)
  Transparent color process
  Bit write mask
  Drawing area clipping
- Drawing speed   A maximum of 520 nsec/dot

Others

- VRAM   Uses 1M and 4M DRAMs, only one is required for an active VRAM construction.
  <u>16-color, 1-screen mode</u>
  VRAM capacity   256K dots : 256K word × 4 bits × 1
  1M dots :   1M word × 4 bits × 1

  <u>Modes other than the above</u>
  VRAM capacity   256K dots : 256K word × 4 bits × 2
  512K dots : 512K word × 8 bits × 1
  1M dots :   1M word × 4 bits × 2

- CPU interface   8-bit parallel data bus
  Wait function during VRAM access
  Various interruption functions (Vertical display period completion, display position, drawing command completion)
  High-speed register and color pallet access is made possible by an automatic address increment function.
- Package   80-pin plastic QFP, CMOS, 5 V single power supply

■ 9945524 0001913 321 ■

YGV606

■ BLOCK DIAGRAM

```
CD7-0 ──────►┌──────────┐        ┌──────────┐                              ┌──────────┐
PS2-0 ──────►│          │        │  BITMAP  │          V  V                │          │◄──► VD7-0
CSW   ──────►│   CPU    │        │  PLANE   │   C  V   R  R                │  VIDEO   │
CSR   ──────►│INTERFACE │        │GENERATOR │   O  D   A  A                │   RAM    │───► VA9-0
WAIT  ◄──────│          │        │          │   L  A   M  M                │INTERFACE │───► RAS
INT   ◄──────│          │        │          │   O  T   D  A                │          │───► CAS
RESET ──────►│          │        │          │   R  A   R  D                │          │───► OE
             └──────────┘        └──────────┘   B  B   S  R                │          │───► WE
                                 ┌──────────┐   U  U      S                │          │
                                 │          │   S  S                       │          │
CSYNC ◄──────┌──────────┐        │  SPRITE  │                              │          │
HSYNC ◄──────│          │        │  PLANE   │                              │          │
BLANK ◄──────│   CRT    │        │GENERATOR │                              └──────────┘
TCB   ◄──────│CONTROLLER│        │          │
FSC   ◄──────│          │        └──────────┘    CPU CONT
VRESET ─────►│          │                         TMG CONT          ┌──────────┐
HRESET ─────►│          │                         CPU DATA BUS      │  COLOR   │
SM1,0 ──────►│ TIMING   │                                           │ PALETTE  │───► R,G,B
XIN   ──────►│GENERATOR │        ┌──────────┐                       │   DAC    │───► CAT1,0
XOUT  ◄──────│          │        │COLOR BUS │                       └──────────┘
             └──────────┘        │CONTROLLER│
                                 └──────────┘
                                  │    │   │
                                  ▼    ▼   ▼
                                CBDR DCLK CB7-0
```

■ PIN ASSIGNMENT

Top side pins (left to right, pins 80–65):
VD7 (80), VD6 (79), VD5 (78), VD4 (77), VD3 (76), VD2 (75), VD1 (74), VD0 (73), VDD (72), CD7 (71), CD6 (70), CD5 (69), CD4 (68), Vss (67), CD3 (66), CD2 (65)

Left side pins (top to bottom, pins 1–24):

Pin	Name
1	Vss
2	VA0
3	VA1
4	VA2
5	VA3
6	VDD
7	VA4
8	VA5
9	VA6
10	VA7
11	VA8
12	VA9
13	Vss
14	$\overline{\text{RAS}}$
15	$\overline{\text{CAS}}$
16	$\overline{\text{OE}}$
17	$\overline{\text{WE}}$
18	VDD
19	CBDR
20	DCLK
21	CB0
22	CB1
23	CB2
24	Vss

Center: **AVDP**

Right side pins (top to bottom, pins 64–41):

Pin	Name
64	CD1
63	CD0
62	TSTP
61	$\overline{\text{INT}}$
60	$\overline{\text{WAIT}}$
59	Vss
58	$\overline{\text{CSW}}$
57	$\overline{\text{CSR}}$
56	PS2
55	PS1
54	PS0
53	$\overline{\text{RESET}}$
52	VDD
51	TCB
50	FSC
49	$\overline{\text{CSYNC}}$
48	Vss
47	AVss
46	B
45	G
44	R
43	AVDD
42	VDD
41	VDD

Bottom side pins (left to right, pins 25–40):
CB3 (25), CB4 (26), CB5 (27), CB6 (28), CB7 (29), CAT0 (30), CAT1 (31), VDD (32), XIN (33), XOUT (34), Vss (35), HSYNC (36), $\overline{\text{VRESET}}$ (37), $\overline{\text{HRESET}}$ (38), $\overline{\text{BLANK}}$ (39), SM (40)

■ 9945524 0001915 1T4 ■

■ TERMINAL FUNCTION

1) CPU interface

- CD7-0 (I/O)

  8-bit bi-directional CPU data bus.
- PS2-0 (I)

  I/O port No. specification input. Selects P#6 – P#0 of AVDP.
- $\overline{\text{CSW}}$ (I)

  Strobe signal input for AVDP data write from the CPU.
- $\overline{\text{CSR}}$ (I)

  Strobe signal input for AVDP data read out from the CPU.

PS2-0 ———< PORT # >———————————

$\overline{\text{CSR}}$ ————_____/————

CD7-0 (OUTPUT) Hi-Z ——< >——< READ DATA >— Hi-Z

CPU-AVDP READ CYCLE

PS2-0 ———< PORT # >———————————

$\overline{\text{CSW}}$ ————_____/————

CD7-0 (INPUT) ———< WRITE DATA >———

CPU-AVDP WRITE CYCLE

- $\overline{\text{WAIT}}$ (O: Open drain output)

  Output of wait signal to the CPU.
- $\overline{\text{INT}}$ (O: Open drain output)

  Output of the interruption request signal to the CPU.
- $\overline{\text{RESET}}$ (I)

  Power on reset input. AVDP is initialized during low level.

2) VRAM interface

- VD7-0 (I/O)

  VRAM data bus.
- VA9-0 (O)

  VRAM address bus.
- $\overline{\text{RAS}}$ (O)

  DRAM row address strobe signal for VRAM.
- $\overline{\text{CAS}}$ (O)

  DRAM column address strobe signal for VRAM.
- $\overline{\text{OE}}$ (O)

  DRAM data output enable signal for VRAM.
- $\overline{\text{WE}}$ (O)

  DRAM write enable signal for VRAM.

3) CRT interface

- R, G, B (O: analog output)
  Linear RGB output.

- CAT 1, 0 (O)

  Attribute timing output of the color code. It is output at the linear RGB output timing of the color code in accordance with AT1 and AT0 of the color palette.

- CB7-0 (I/O)

  Display color code output of the AVDP (2 dots earlier than the linear RGB), or display color code input to the AVDP.

- DCLK (O)

  Dot clock output. The input and output of the terminals CB7 to 0 synchronize this clock.

- CBDR (O)

  This shows the input and output status of terminals CB7 to 0

  When the level of CBDR is low, CB7 to 0 function as an input terminal. Conversely, when the level of CBDR is high, CB7 to 0 function as an output terminal.

- $\overline{\text{CSYNC}}$ (O)

  Composite synchronizing signal or vertical synchronous signal.

- HSYNC (O)

  Horizontal synchronous signal. Equalizing pulse is not inserted. The synchronous signal width can be selected from two types: normal width and 50% duty width.

- $\overline{\text{BLANK}}$ (O)

  Retrace line blanking interval.

- FSC (O)

  Sub-carrier clock output for NTSC video encoder. It is effective only in NTSC mode.

■ 9945524 0001917 T77 ■

• $\overline{\text{VRESET}}$ (I)

Vertical timing reset input. The input signal to this terminal is sampled with a cycle clock of approx. 4.5 μsec, when low level is detected three times in succession, the internal V counter is reset to the vertical synchronous starting line of the even number field at the next HTL timing (HSYNC starting timing).

Sampling clock	4.5μs
$\overline{\text{VRESET}}$	
HTL timing	
V-COUNTER	vertical synchronous starting line

• $\overline{\text{HRESET}}$ (I)

Horizontal timing reset input. AVDP horizontal timing is set to the horizontal synchronous starting position during the fall of this signal. The phase of the dot clock in relation to the main clock is fixed.

• TCB (O)

Color burst insertion timing signal.

• SM (I)

Scan mode selection input.

SM	Scan mode
High	NTSC
Low	PAL

4) Clock

• XIN (I), XOUT (O)

Crystal oscillator connection terminal. External transmission clock should be input to the XIN terminal.

XIN

XOUT

5) Power supply

• AVDD, AVSS (I)

Analog power supply input for RGB.

• VDD, VSS (I)

Digital power supply input.

6) Others

• TSTP (I)

Input for internal circuit test. Normally used when high or N.C. is input. When low level is input, the operation cannot be guaranteed.

■ 9945524 0001918 903 ■

■ SYSTEM CONFIGURATION EXAMPLE

■ ELECTRICAL CHARACTERISTICS

• Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage	V_{DD}	−0.5~+7.0	V
Input terminal voltage	V_I	−0.5~V_{DD}+0.5	V
Output terminal voltage	V_O	−0.5~V_{DD}+0.5	V
Output terminal current	I_O	−20~+20	mA
Storage temperature	T_{stg}	−50~+125	°C

• Recommended Operating Conditions

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V_{DD}	4.75	5.00	5.25	V
Supply voltage	V_{SS}		0		V
Low-level Input voltage (except for the XIN terminal)	V_{IL}	−0.3		0.8	V
High-level Input voltage (except for the XIN terminal)	V_{IH}	2.0		V_{DD}+0.3	V
Low-level Input voltage (the XIN terminal)	V_{IL}	−0.3		1.5	V
High-level Input voltage (the XIN terminal)	V_{IH}	3.5		V_{DD}+0.3	V
Ambient operating temperature	T_{op}	0		70	°C

• Electrical Characteristics Under Recommended Operating Conditions

• DC Characteristics

Item	Symbol	Measuring conditions	Min.	Typ.	Max.	Unit
Low-level output voltage	V_{OL}	I_{OL}=1.6 mA			0.4	V
High-level output voltage (except for the OPEN DRAIN terminal)	V_{OH}	I_{OH}=−1.0 mA	4.0			V
Input leakage current	I_{LI}				10	μA
Output leakage current	I_{LO}				25	μA
Power consumption	I_{DD}			60		mA

• Terminal capacity

Item	Symbol	Min.	Typ.	Max.	Unit
Input terminal capacity	C_I			8	pF
Output terminal capacity	C_O			10	pF
Input/Output terminal capacity	C_{IO}			12	pF

■ EXTERNAL DIMENSION

UNIT : mm

The specifications of this product are subject to improvement changes without prior notice.

—————AGENCY—————

——YAMAHA CORPORATION——

Address inquiries to:
Semi-conductor Sales Department

■ **Head Office**   203, Matsunokijima, Toyooka-mura,
Iwata-gun, Shizuoka-ken, 438-01
Electronic Equipment business section
Tel. 0539-62-4918 Fax. 0539-62-5054

■ **Tokyo Office**   3-4, Surugadai Kanda, Chiyoda-ku,
Tokyo, 101
Ryumeikan Bldg. 4F
Tel. 03-3255-4481 Fax. 03-3255-4488

■ **Osaka Office**   3-12-9, Minami Senba, Chuo-ku,
Osaka City, Osaka, 542
Shinsaibashi Plaza Bldg. 4F
Tel. 06-252-7980 Fax. 06-252-5615

■ **U.S.A. Office**   YAMAHA Systems Technology
981 Ridder Park Drive San Jose, CA95131
Tel. 408-437-3133 Fax. 408-437-8791

■ 9945524 0001921 4T8 ■

46777

                   0.3K-0712 ✔ Printed in Japan 92.9