


54ACT11533, 74ACT11533
 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

T-46-07-11


T10086—D2957, JULY 1987—REVISED MARCH 1990

- Inputs are TTL-Voltage Compatible
- 8-Latches in a Single Package
- 3-State Bus-Driving Inverting Outputs
- Full Parallel Access for Loading
- Flow-Through Architecture to Optimize PCB Layout
- Center-Pin VCC and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-μm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

54ACT11533 ... JT PACKAGE
 74ACT11533 ... DW OR NT PACKAGE
 (TOP VIEW)



54ACT11533 ... FK PACKAGE
 (TOP VIEW)



NC—No internal connection

description

These 8-bit latches feature three-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'ACT11533 are transparent D-type latches. While the enable (C) is high, the Q outputs will follow the complements of the (D) inputs. When the enable is taken low, the Q outputs will be latched at the inverses of the levels that were set up at the D inputs. The 'ACT11533 is functionally equivalent to the 'ACT11373 except for having inverted outputs.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance third state and increased drive provide the capability to drive the bus lines in a bus-organized system without need for interface or pull-up components.

The output control does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are off.

The 54ACT11533 is characterized for operation over the full military temperature range of -55°C to 125°C. The 74ACT11533 is characterized for operation from -40°C to 85°C.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1990, Texas Instruments Incorporated



POST OFFICE BOX 855303 • DALLAS, TEXAS 75265


2-511

54ACT11533, 74ACT11533
OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

T-46-07-11

D2957, JULY 1987—REVISED MARCH 1990—T10086

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.

FUNCTION TABLE (EACH LATCH)

INPUTS			OUTPUT
OE	ENABLE C	D	Q
L	H	H	L
L	H	L	H
L	L	X	Q ₀
H	X	X	Z

logic diagram (positive logic)



Pin numbers shown are for DW, JT, and NT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	-0.5 V to 7 V
Input voltage range, V _I (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Output voltage range, V _O (see Note 1)	-0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±200 mA
Storage temperature range	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



54ACT11533, 74ACT11533
 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

T10086—D2957, JULY 1987—REVISED MARCH 1990

recommended operating conditions

T-46-07-11

	54ACT11533		74ACT11533		UNIT
	MIN	MAX	MIN	MAX	
V _{CC} Supply voltage	4.5	5.5	4.5	5.5	V
V _{IH} High-level input voltage	2		2		V
V _{IL} Low-level input voltage		0.8		0.8	V
V _I Input voltage	0	V _{CC}	0	V _{CC}	V
V _O Output voltage	0	V _{CC}	0	V _{CC}	V
I _{OH} High-level output current		-24		-24	mA
I _{OL} Low-level output current		24		24	mA
Δt/Δv Input transition rise or fall rate	0	10	0	10	ns/V
T _A Operating free-air temperature	-55	125	-40	85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			54ACT11533		74ACT11533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	I _{OH} = -50 μA	4.5 V	4.4		4.4	4.4			V	
		5.5 V	5.4		5.4	5.4				
	I _{OH} = -24 mA	4.5 V	3.94		3.7	3.8				
		5.5 V	4.94		4.7	4.8				
		5.5 V			3.85		3.85			
V _{OL}	I _{OL} = 50 μA	4.5 V		0.1	0.1	0.1		V		
		5.5 V		0.1	0.1	0.1				
	I _{OL} = 24 mA	4.5 V		0.36	0.5	0.44				
		5.5 V		0.36	0.5	0.44				
	I _{OL} = 50 mA†	5.5 V			1.65					
	I _{OL} = 75 mA†	5.5 V				1.65				
I _{OZ}	V _O = V _{CC} or GND	5.5 V		±0.5	±10	±5		μA		
I _I	V _I = V _{CC} or GND	5.5 V		±0.1	±1	±1		μA		
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V		8	160	80		μA		
ΔI _{CC} †	One input at 3.4 V, Other inputs at GND or V _{CC}	5.5 V		0.9	1	1		mA		
C _i	V _I = V _{CC} or GND	5 V		4				pF		
C _o	V _O = V _{CC} or GND	5 V		10				pF		

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.
 ‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



54ACT11533, 74ACT11533
 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

T-46-07-11

D2957, JULY 1987—REVISED MARCH 1990—T10086

timing requirements, $V_{CC} = 5 V \pm 0.5 V$ (see Figure 1)

		TA = 25°C		54ACT11533		74ACT11533		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t _w	Pulse duration, enable C high	5		5		5		ns
t _{su}	Setup time, data before enable C ↓	3.5		3.5		3.5		ns
t _h	Hold time data after enable C ↓	3.5		3.5		3.5		ns

switching characteristics, $V_{CC} = 5 V \pm 0.5 V$ (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TA = 25°C			54ACT11533		74ACT11533		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
t _{PLH}	D	Q	1.5	7	10.1	1.5	11.9	1.5	11.3	ns
t _{PHL}			1.5	6.5	8.4	1.5	10.2	1.5	9.5	
t _{PLH}	C	Any Q	1.5	8.5	11.3	1.5	14.1	1.5	13	ns
t _{PHL}			1.5	8.5	10.7	1.5	13.2	1.5	12.2	
t _{PZH}	\overline{OE}	Any Q	1.5	7.5	10.7	1.5	13.6	1.5	12.5	ns
t _{PZL}			1.5	7.5	10.9	1.5	12.9	1.5	12	
t _{PHZ}	\overline{OE}	Any Q	1.5	10.5	12.1	1.5	13.1	1.5	12.8	ns
t _{PLZ}			1.5	7.5	9.5	1.5	10.7	1.5	10.3	


operating characteristics, $V_{CC} = 5 V, T_A = 25°C$

PARAMETER		TEST CONDITIONS		TYP	UNIT
C _{pd}	Power dissipation capacitance per latch	Outputs enabled	C _L = 50 pF, f = 1 MHz	69	pF
		Outputs disabled		58	

54ACT11533, 74ACT11533
 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

T10086—D2957, JULY 1987—REVISED MARCH 1990

PARAMETER MEASUREMENT INFORMATION **T-46-07-11**



- NOTES: A. C_L includes probe and jig capacitance.
 B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $t_r = 3$ ns, $t_f = 3$ ns.
 C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 D. The outputs are measured one at a time with one input transition per measurement.

FIGURE 1. LOAD CIRCUIT AND VOLTAGE WAVEFORMS



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265