



**KK74HCT244A**

## **Octal 3-State Noninverting Buffer/Line Driver/Line Receiver High-Performance Silicon-Gate CMOS**

The KK74HCT244A is identical in pinout to the LS/ALS244. The device may be used as a level converter for interfacing TTL or NMOS outputs to High-Speed CMOS inputs.

The KK74HCT244A is an octal noninverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. The device has non-inverted outputs and two active-low output enables.

- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0  $\mu$ A

**LOGIC DIAGRAM****PIN ASSIGNMENT**

|          |     |    |                 |
|----------|-----|----|-----------------|
| ENABLE A | 1 ● | 20 | V <sub>CC</sub> |
| A1       | 2   | 19 | ENABLE B        |
| YB4      | 3   | 18 | YA1             |
| A2       | 4   | 17 | B4              |
| YB3      | 5   | 16 | YA2             |
| A3       | 6   | 15 | B3              |
| YB2      | 7   | 14 | YA3             |
| A4       | 8   | 13 | B2              |
| YB1      | 9   | 12 | YA4             |
| GND      | 10  | 11 | B1              |

**FUNCTION TABLE**

| Inputs                |   | Outputs |
|-----------------------|---|---------|
| Enable A,<br>Enable B |   | YA, YB  |
| L                     | L | L       |
| L                     | H | H       |
| H                     | X | Z       |

X=don't care; Z = high impedance

## MAXIMUM RATINGS\*

| Symbol           | Parameter  | Value                        | Unit |
|------------------|--|------------------------------|------|
| V <sub>CC</sub>  | DC Supply Voltage (Referenced to GND)  | -0.5 to +7.0                 | V    |
| V <sub>IN</sub>  | DC Input Voltage (Referenced to GND)   | -1.5 to V <sub>CC</sub> +1.5 | V    |
| V <sub>OUT</sub> | DC Output Voltage (Referenced to GND)  | -0.5 to V <sub>CC</sub> +0.5 | V    |
| I <sub>IN</sub>  | DC Input Current, per Pin  | ±20                          | mA   |
| I <sub>OUT</sub> | DC Output Current, per Pin   | ±35                          | mA   |
| I <sub>CC</sub>  | DC Supply Current, V <sub>CC</sub> and GND Pins                                  | ±75                          | mA   |
| P <sub>D</sub>   | Power Dissipation in Still Air, Plastic DIP**<br>SOIC Package**                  | 750<br>500                   | mW   |
| T <sub>STG</sub> | Storage Temperature  | -65 to +150                  | °C   |
| T <sub>L</sub>   | Lead Temperature, 1 mm from Case for 10 Seconds<br>(Plastic DIP or SOIC Package) | 260                          | °C   |

\*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

\*\*Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

## RECOMMENDED OPERATING CONDITIONS

| Symbol                             | Parameter  | Min | Max             | Unit |
|------------------------------------|--|-----|-----------------|------|
| V <sub>CC</sub>                    | DC Supply Voltage (Referenced to GND)                | 4.5 | 5.5             | V    |
| V <sub>IN</sub> , V <sub>OUT</sub> | DC Input Voltage, Output Voltage (Referenced to GND) | 0   | V <sub>CC</sub> | V    |
| T <sub>A</sub>                     | Operating Temperature, All Package Types             | -55 | +125            | °C   |
| t <sub>r</sub> , t <sub>f</sub>    | Input Rise and Fall Time (Figure 1)                  | 0   | 500             | ns   |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V<sub>IN</sub> and V<sub>OUT</sub> should be constrained to the range GND≤(V<sub>IN</sub> or V<sub>OUT</sub>)≤V<sub>CC</sub>.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V<sub>CC</sub>). Unused outputs must be left open.

**DC ELECTRICAL CHARACTERISTICS** (Voltages Referenced to GND)



| Symbol           | Parameter                                      | Test Conditions  | V <sub>CC</sub><br>V | Guaranteed Limit     |               |            | Unit |
|------------------|--|--|----------------------|----------------------|---------------|------------|------|
|                  |  |  |                      | 25 °C<br>to<br>-55°C | ≤85 °C        | ≤125 °C    |      |
| V <sub>IH</sub>  | Minimum High-Level Input Voltage               | V <sub>OUT</sub> = V <sub>CC</sub> -0.1 V<br>  I <sub>OUT</sub>   ≤ 20 μA  | 4.5<br>5.5           | 2.0<br>2.0           | 2.0<br>2.0    | 2.0<br>2.0 | V    |
| V <sub>IL</sub>  | Maximum Low - Level Input Voltage              | V <sub>OUT</sub> =0.1 V<br>  I <sub>OUT</sub>   ≤ 20 μA  | 4.5<br>5.5           | 0.8<br>0.8           | 0.8<br>0.8    | 0.8<br>0.8 | V    |
| V <sub>OH</sub>  | Minimum High-Level Output Voltage              | V <sub>IN</sub> =V <sub>IH</sub><br>  I <sub>OUT</sub>   ≤ 20 μA   | 4.5<br>5.5           | 4.4<br>5.4           | 4.4<br>5.4    | 4.4<br>5.4 | V    |
|                  |  | V <sub>IN</sub> =V <sub>IH</sub><br>  I <sub>OUT</sub>   ≤ 6.0 mA  | 4.5                  | 3.98                 | 3.84          | 3.7        |      |
| V <sub>OL</sub>  | Maximum Low-Level Output Voltage               | V <sub>IN</sub> = V <sub>IL</sub><br>  I <sub>OUT</sub>   ≤ 20 μA  | 4.5<br>5.5           | 0.1<br>0.1           | 0.1<br>0.1    | 0.1<br>0.1 | V    |
|                  |  | V <sub>IN</sub> = V <sub>IL</sub><br>  I <sub>OUT</sub>   ≤ 6.0 mA   | 4.5                  | 0.26                 | 0.33          | 0.4        |      |
| I <sub>IH</sub>  | Minimum High-Level Input Leakage Current       | V <sub>IN</sub> =V <sub>CC</sub>   | 5.5                  | 0.1                  | 1.0           | 1.0        | μA   |
| I <sub>IL</sub>  | Maximum Low-Level Input Leakage Current        | V <sub>IN</sub> =GND   | 5.5                  | -0.1                 | -1.0          | -1.0       | μA   |
| I <sub>OZH</sub> | Minimum High-Level Three-State Leakage Current | V <sub>IN(01)</sub> =V <sub>IH</sub><br>V <sub>IN(19)</sub> =V <sub>IH</sub><br>V <sub>IN</sub> =V <sub>CC</sub> (on other outputs)<br>V <sub>OUT</sub> =V <sub>CC</sub> | 5.5                  | 0.5                  | 5.0           | 10.0       | μA   |
| I <sub>OZL</sub> | Maximum Low-Level Three-State Leakage Current  | V <sub>IN(01)</sub> =V <sub>IH</sub><br>V <sub>IN(19)</sub> =V <sub>IH</sub><br>V <sub>IN</sub> =V <sub>CC</sub> (on other outputs)<br>V <sub>OUT</sub> =GND             | 5.5                  | -0.5                 | -5.0          | -10.0      | μA   |
| I <sub>CC</sub>  | Maximum Quiescent Supply Current per Package)  | V <sub>IL</sub> =GND<br>V <sub>IN</sub> =V <sub>CC</sub><br>I <sub>OUT</sub> =0 μA   | 5.5                  | 4.0                  | 40            | 160        | μA   |
| ΔI <sub>CC</sub> | Additional Quiescent Supply Current            | V <sub>IN</sub> =2.4 V, Any One Input<br>V <sub>IN</sub> =V <sub>CC</sub> or GND, Other Inputs<br>I <sub>OUT</sub> =0 μA   | 5.5                  | ≥-55°C               | 25°C to 125°C |            | mA   |
|                  |  |  |                      | 2.9                  | 2.4           |            |      |


NOTE: Total Supply Current = I<sub>CC</sub> + ΣΔI<sub>CC</sub>.

**AC ELECTRICAL CHARACTERISTICS ( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $C_L = 50 \text{ pF}$ , Input  $t_r = t_f = 6.0 \text{ ns}$ )**

| Symbol             | Parameter   | Test Conditions  | $V_{CC}$<br>B | Guaranteed Limit                                |                         |                          | Unit |
|--------------------|---|--|---------------|---|-------------------------|--------------------------|------|
|                    |   |  |               | $25^\circ\text{C}$<br>to<br>$-55^\circ\text{C}$ | $\leq 85^\circ\text{C}$ | $\leq 125^\circ\text{C}$ |      |
| $t_{PLH}, t_{PHL}$ | Maximum Propagation Delay, A to YA or B to YB (Figures 1 and 2)         | $V_{CC} = 5 \text{ V} \pm 10\%$<br>$V_{IL} = 0 \text{ V}$<br>$V_{IH} = 3 \text{ V}$<br>$t_{LH} = t_{HL} = 6 \text{ ns}$<br>$C_L = 50 \text{ pF}$ | 5.0           | 20  | 25                      | 30                       | ns   |
| $t_{PLZ}, t_{PHZ}$ | Maximum Propagation Delay , Output Enable to YA or YB (Figures 1 and 2) | $V_{CC} = 5 \text{ V} \pm 10\%$<br>$V_{IL} = 0 \text{ V}$<br>$V_{IH} = 3 \text{ V}$<br>$t_{LH} = t_{HL} = 6 \text{ ns}$<br>$C_L = 50 \text{ pF}$ | 5.0           | 26  | 33                      | 39                       | ns   |
| $t_{PZL}, t_{PZH}$ | Maximum Propagation Delay , Output Enable to YA or YB (Figures 1 and 2) | $V_{CC} = 5 \text{ V} \pm 10\%$<br>$V_{IL} = 0 \text{ V}$<br>$V_{IH} = 3 \text{ V}$<br>$t_{LH} = t_{HL} = 6 \text{ ns}$<br>$C_L = 50 \text{ pF}$ | 5.0           | 22  | 28                      | 33                       | ns   |
| $t_{TLH}, t_{THL}$ | Maximum Output Transition Time, Any Output (Figures 1 and 2)            | $V_{CC} = 5 \text{ V} \pm 10\%$<br>$V_{IL} = 0 \text{ V}$<br>$V_{IH} = 3 \text{ V}$<br>$t_{LH} = t_{HL} = 6 \text{ ns}$<br>$C_L = 50 \text{ pF}$ | 5.0           | 12  | 15                      | 18                       | ns   |
| $C_{IN}$           | Maximum Input Capacitance   | $V_{CC} = 5 \text{ V} \pm 10\%$  | 5.0           | 10  | 10                      | 10                       | pF   |
| $C_{OUT}$          | Maximum Three-State Output Capacitance (Output in High-Impedance State) | $V_{CC} = 5 \text{ V} \pm 10\%$  | 5.0           | 15  | 15                      | 15                       | pF   |


| $C_{PD}$ | Power Dissipation Capacitance (Per Enabled Output)<br>Used to determine the no-load dynamic power consumption:<br>$P_D = C_{PD}V_{CC}^2f + I_{CC}V_{CC}$ | Typical @ $25^\circ\text{C}, V_{CC} = 5.0 \text{ V}$ |  | pF |
|----------|--|--|--|----|
|          |  | 55   |  |    |


**Figure 1. Switching Waveforms**

**Figure 2. Switching Waveforms**



\*Includes all probe and jig capacitance.


**Figure 3. Test Circuit**





\*Includes all probe and jig capacitance.

**Figure 4. Test Circuit**

### EXPANDED LOGIC DIAGRAM (1/8 of the Device)




**N SUFFIX PLASTIC DIP  
(MS - 001AD)**




**NOTES:**  $\oplus 0.25\text{ (0.010) } \ominus \text{ T}$

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusion 0.25 mm (0.010) per side.



|        | Dimension, mm |       |
|--------|---------------|-------|
| Symbol | MIN           | MAX   |
| A      | 24.89         | 26.92 |
| B      | 6.1           | 7.11  |
| C      |               | 5.33  |
| D      | 0.36          | 0.56  |
| F      | 1.14          | 1.78  |
| G      | 2.54          |       |
| H      | 7.62          |       |
| J      | 0°            | 10°   |
| K      | 2.92          | 3.81  |
| L      | 7.62          | 8.26  |
| M      | 0.2           | 0.36  |
| N      | 0.38          |       |

**D SUFFIX SOIC  
(MS - 013AC)**


**NOTES:**

1. Dimensions A and B do not include mold flash or protrusion.
2. Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



|        | Dimension, mm |       |
|--------|---------------|-------|
| Symbol | MIN           | MAX   |
| A      | 12.6          | 13    |
| B      | 7.4           | 7.6   |
| C      | 2.35          | 2.65  |
| D      | 0.33          | 0.51  |
| F      | 0.4           | 1.27  |
| G      | 1.27          |       |
| H      | 9.53          |       |
| J      | 0°            | 8°    |
| K      | 0.1           | 0.3   |
| M      | 0.23          | 0.32  |
| P      | 10            | 10.65 |
| R      | 0.25          | 0.75  |