## Quad-Channel Digital Isolators

## FEATURES

Low power operation
5 V operation
1.3 mA per channel max @ 0 Mbps to 2 Mbps
4.0 mA per channel max @ 10 Mbps

3 V operation
0.8 mA per channel max @ 0 Mbps to $\mathbf{2}$ Mbps
1.8 mA per channel max @ 10 Mbps

Bidirectional communication
3 V/5 V level translation
High temperature operation: $105^{\circ} \mathrm{C}$
Up to 10 Mbps data rate (NRZ)
Programmable default output state
High common-mode transient immunity: > $\mathbf{2 5} \mathbf{~ k V} / \mu \mathrm{s}$
16-lead, Pb -free, SOIC wide body package
Safety and regulatory approvals
UL recognition: $\mathbf{2 5 0 0}$ V rms for 1 minute per UL 1577
CSA component acceptance notice \#5A
VDE certificate of conformity (pending)
DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01
DIN EN 60950 (VDE 0805): 2001-12; EN 60950: 2000
$V_{\text {IORM }}=560 \mathrm{~V}$ peak

## APPLICATIONS

General-purpose multichannel isolation
SPI ${ }^{\oplus}$ interface/data converter isolation
RS-232/RS-422/RS-485 transceiver
Industrial field bus isolation

## GENERAL DESCRIPTION

The ADuM141x ${ }^{1}$ are four-channel digital isolators based on Analog Devices, Inc. iCoupler technology. Combining high speed CMOS and monolithic air core transformer technologies, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, $i$ Coupler devices remove the design difficulties commonly associated with optocouplers. The usual concerns that arise with optocouplers, such as uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple iCoupler digital interfaces and stable performance characteristics. The need for external drivers and other discrete components is eliminated with these $i$ Coupler products.

[^0]
## Rev. E

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 1. ADuM1410 Functional Block Diagram


Figure 2. ADuM1411 Functional Block Diagram


Figure 3. ADuM1412 Functional Block Diagram
Furthermore, $i$ Coupler devices consume one-tenth to one-sixth the power of optocouplers at comparable signal data rates.

The ADuM141x isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide) up to 10 Mbps . All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V , providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier. All products also have a default output control pin. This allows the user to define the logic state the outputs are to adopt in the absence of the input power. Unlike other optocoupler alternatives, the ADuM141x isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and during power-up/power-down conditions.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700
www.analog.com Fax: 781.461.3113 ©2006 Analog Devices, Inc. All rights reserved.

## ADuM1410/ADuM1411/ADuM1412

## TABLE OF CONTENTS

Features ..... 1
Applications ..... 1
Functional Block Diagrams ..... 1
General Description ..... 1
Revision History ..... 2
Specifications. ..... 3
Electrical Characteristics-5 V Operation ..... 3
Electrical Characteristics-3 V Operation ..... 5
Electrical Characteristics-Mixed $5 \mathrm{~V} / 3 \mathrm{~V}$ or $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation ..... 7
Package Characteristics ..... 10
Regulatory Information ..... 10
Insulation and Safety-Related Specifications ..... 10
DIN EN 60747-5-2 (VDE 0884 Part 2) Insulation Characteristics ..... 11
REVISION HISTORY
10/06-Rev. D to Rev. E
Added ADuM1411 and ADuM1412. Universal
Deleted ADuM1310 Universal
Changes to Features .....  1
Changes to Specifications Section ..... 3
Updated Outline Dimensions ..... 20
Changes to Ordering Guide ..... 20
3/06-Rev. C to Rev. D
Added Note 1 and Changes to Figure 2 ..... 1
Changes to Absolute Maximum Ratings ..... 11
Absolute Maximum Ratings ..... 12
Recommended Operating Conditions ..... 12
ESD Caution ..... 12
Pin Configurations and Function Descriptions ..... 13
Typical Performance Characteristics ..... 16
Application Information ..... 18
PC Board Layout ..... 18
Propagation Delay-Related Parameters ..... 18
DC Correctness and Magnetic Field Immunity. ..... 18
Power Consumption ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 20

## ADuM1410/ADuM1411/ADuM1412

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS— 5 V OPERATION

$4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V} .{ }^{1}$

Table 1.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (0) |  | 0.50 | 0.73 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDO (0) |  | 0.38 | 0.53 | mA |  |
| ADuM1410, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | IDD1 (e) |  | 2.4 | 3.2 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | ldD2 (0) |  | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| V ${ }_{\text {DD } 1}$ Supply Current | IDD1 (10) |  | 8.8 | 12 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | $\mathrm{ldD2}(10)$ |  | 2.8 | 4.0 | mA | 5 MHz logic signal frequency |
| ADuM1411, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD1 }}$ Supply Current | $\mathrm{ldD1}$ (e) |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | l D22 (0) |  | 1.8 | 2.4 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | $\mathrm{IDDI}_{\text {(10) }}$ |  | 5.4 | 7.6 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | $\mathrm{ldD2}$ (10) |  | 3.8 | 5.3 | mA | 5 MHz logic signal frequency |
| ADuM1412, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\operatorname{ldD1~(0)~} \mathrm{IDD2}^{(0)}$ |  | 2.0 | 2.6 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbpss (BRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{IDD1} \mathrm{(10)} \mathrm{IDD2}^{(10)}$ |  | 4.6 | 6.5 | mA | 5 MHz logic signal frequency |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{I A}, l_{B B}, I_{I_{1}}$ $I_{\text {ID }} I_{\text {CTRL1 }}$, | -10 | +0.01 | +10 | $\mu \mathrm{A}$ |  |
|  | ICtRLL, IIISABLE |  |  |  |  | $\mathrm{V}_{\text {DISABLE }} \leq \mathrm{V}_{\text {DD } 1}$ |
| Logic High Input Threshold | $\mathrm{V}_{\text {IH }}$ | 2.0 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {II }}$ |  |  | 0.8 | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {OAH, }} \mathrm{V}_{\text {OBH, }}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\text {ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxH }}$ |
|  | Voch, Vodi | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.4$ | 4.8 |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {ObL, }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {ox }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
|  | Vocl, $\mathrm{V}_{\text {odl }}$ |  | 0.04 | 0.1 | V | $\mathrm{l}_{\text {ox }}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM1411ARW and ADuM1412ARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 20 | 65 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Pulse Width Distortion, $\left\|t_{\text {pLH }}-\mathrm{t}_{\text {phl }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $\mathrm{t}_{\text {PK }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD/OD }}$ |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |

## ADuM1410/ADuM1411/ADuM1412

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM141xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLL }}$ | 20 | 30 | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | ps/ $/{ }^{\circ} \mathrm{C}$ | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | $t_{\text {PSK }}$ |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPSKOD |  |  | 6 | ns | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \|CM ${ }^{\text {\| }}$ | 25 | 35 |  | $\mathrm{kV} / \mathrm{\mu s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 1.2 |  | Mbps |  |
| Input Enable Time ${ }^{9}$ | tenable |  |  | 2.0 | $\mu \mathrm{s}$ | $\mathrm{V}^{\text {IA }}, \mathrm{V}_{\text {IB }}, \mathrm{V}_{1 C}, \mathrm{~V}_{\text {ID }}=0$ or $\mathrm{V}_{\mathrm{DD} 1}$ |
| Input Disable Time ${ }^{9}$ | tisable |  |  | 5.0 |  | $V_{I A}, V_{I B}, V_{I C}, V_{I D},=0$ or $V_{\text {DD }}$ |
| Input Dynamic Supply Current per Channel ${ }^{10}$ | l DII (D) |  | 0.12 |  | mA/Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{10}$ | IDDo (D) |  | 0.04 |  | mA/Mbps |  |

[^1]
## ADuM1410/ADuM1411/ADuM1412

## ELECTRICAL CHARACTERISTICS—3 V OPERATION

$2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.0 \mathrm{~V} .{ }^{1}$

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI(0) |  | 0.25 | 0.38 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDo (0) |  | 0.19 | 0.33 | mA |  |
| ADuM1410, Total Supply Current, Four Channels ${ }^{2}$ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD } 1}$ Supply Current | ldD1 (0) |  | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}$ (0) |  | 0.8 | 1.0 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| V ${ }_{\text {DDI }}$ Supply Current | IDD1 (10) |  | 4.5 | 6.5 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD } 2}$ Supply Current | $\operatorname{ldD2~(10)~}$ |  | 1.4 | 1.8 | mA | 5 MHz logic signal frequency |
| ADuM1411, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| V ${ }_{\text {DD } 1}$ Supply Current | IDD1 (0) |  | 1.0 | 1.9 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | $\mathrm{ldD2}(0)$ |  | 0.9 | 1.7 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| V ${ }_{\text {DD } 1}$ Supply Current | IDD1 (10) |  | 3.1 | 4.5 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (10) |  | 2.1 | 3.0 | mA | 5 MHz logic signal frequency |
| ADuM1412, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ or $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD1 (0), IDD2 (0) |  | 1.0 | 1.8 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD1}}$ or $\mathrm{V}_{\mathrm{DD2}}$ Supply Current | $\operatorname{IDD1}(10), I_{\text {DD2 }}(10)$ |  | 2.6 | 3.8 | mA | 5 MHz logic signal frequency |
| For All Models |  |  |  |  |  |  |
| Input Currents | $I_{A A}, I_{I_{B}}, I_{l}$, IID, IctrL1, ICtRL2, IDISABLE | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IA},} \mathrm{~V}_{\mathrm{BB},} \mathrm{~V}_{\mathrm{V}, \mathrm{~V}_{\mathrm{VD}} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2,},}^{0 \leq \mathrm{V}_{\text {CTRLL } 1,} \mathrm{~V}_{\mathrm{CTRLL} 2} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2,}} \\ & \mathrm{~V}_{\text {DISABLE }} \leq \mathrm{V}_{\mathrm{DD}} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{H}}$ | 1.6 |  |  | V |  |
| Logic Low Input Threshold | $\mathrm{V}_{\text {IL }}$ |  |  | 0.4 | V |  |
| Logic High Output Voltages | $\mathrm{V}_{\text {оан, }} \mathrm{V}_{\text {овн, }}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.1$ | 3.0 |  | V | $\mathrm{loxx}^{\text {a }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxH }}$ |
|  | $\mathrm{V}_{\text {OCH, }} \mathrm{V}_{\text {OdH }}$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.4$ | 2.8 |  | V | $\mathrm{l}_{0 \mathrm{x}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low Output Voltages | $V_{\text {OAL }} \mathrm{V}_{\text {OBL, }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\text {ox }}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {l }}=\mathrm{V}_{\text {Ix }}$ |
|  | Vocl, Vodl |  | 0.04 | 0.1 | V | $\mathrm{logx}=400 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {IxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{loxx}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\mathrm{lxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM1411ARW and ADuM1412ARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }}$ tpLH | 20 | 75 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|t_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tpskco/od |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM141xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ | 20 | 40 | 60 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |

## ADuM1410/ADuM1411/ADuM1412

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pulse Width Distortion, $\mid \mathrm{tPLH}$ - $\left.\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 30 | ns | $\mathrm{CL}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | $\mathrm{t}_{\text {PKKCD }}$ |  |  | 5 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels ${ }^{7}$ | tPSKOD |  |  | 6 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| For All Models |  |  |  |  |  |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | $\left\|\mathrm{CM}_{\mathrm{H}}\right\|$ | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \|CML| | 25 | 35 |  | $\mathrm{kV} / \mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Lx}}=0 \mathrm{~V}, \mathrm{~V} \mathrm{CM}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate |  |  | 1.1 |  | Mbps |  |
| Input Enable Time ${ }^{9}$ | tenable |  | 2.0 |  | $\mu \mathrm{s}$ | $V_{I A}, V_{I B}, V_{I C}, V_{I D}=0$ or $V_{\text {DD }}$ |
| Input Disable Time ${ }^{9}$ | tisable |  | 5.0 |  | $\mu \mathrm{s}$ | $V_{I A}, V_{I B}, V_{I C}, V_{I D}=0$ or $V_{\text {DD }}$ |
| Input Dynamic Supply Current per Channel ${ }^{10}$ | $1 \mathrm{ldi} \mathrm{(D)}$ |  | 0.07 |  | mA/Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{10}$ | IDDO (D) |  | 0.02 |  | mA/Mbps |  |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total $V_{D D 1}$ and $V_{D D 2}$ supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{5}$ t $_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ox}}$ signal. tpLH propagation delay is measured from the $50 \%$ level of the rising edge of the $V_{1 x}$ signal to the $50 \%$ level of the rising edge of the $V_{0 x}$ signal.
${ }^{6}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM} \mathrm{M}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Input enable time is the duration from when V ${ }^{\text {DISABEE }}$ is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when VDISABE is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL logic state (See Table 10).
${ }^{10}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

## ADuM1410/ADuM1411/ADuM1412

## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OR 3 V/5 V OPERATION

$5 \mathrm{~V} / 3 \mathrm{~V}$ operation ${ }^{1}: 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V} ; 3 \mathrm{~V} / 5 \mathrm{~V}$ operation: $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$; all min/max specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; $\mathrm{V}_{\mathrm{DD} 1}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.0 \mathrm{~V}$.

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Supply Current per Channel, Quiescent | IDDI (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.50 | 0.73 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.25 | 0.38 | mA |  |
| Output Supply Current per Channel, Quiescent | IDDo (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.19 | 0.33 | mA |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 0.38 | 0.53 | mA |  |
| ADuM1410, Total Supply Current, Four Channels ${ }^{2}$ <br> DC to 2 Mbps |  |  |  |  |  |  |
|  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DDI }}$ Supply Current | $\mathrm{ldD1}$ (e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.4 | 3.2 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.8 | 1.0 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.2 | 1.6 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DDI }}$ Supply Current | $\operatorname{ldD1}(10)$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 8.6 | 11 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.4 | 6.5 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.4 | 1.8 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.6 | 3.0 | mA | 5 MHz logic signal frequency |
| ADuM1411, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| V ${ }_{\text {DD } 1}$ Supply Current | IDD1 (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.2 | 2.8 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.0 | 1.9 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\operatorname{loD2}$ (e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 0.9 | 1.7 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.7 | 2.4 | mA | DC to 1 MHz logic signal frequency |
| 10 Mbpss (BRW Grade Only) |  |  |  |  |  |  |
| VDD1 Supply Current | ldD1 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 5.4 | 7.6 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.1 | 4.5 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | IDD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.1 | 3.0 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 3.8 | 5.3 | mA | 5 MHz logic signal frequency |
| ADuM1412, Total Supply Current, Four Channels ${ }^{2}$ DC to 2 Mbps |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD} 1}$ Supply Current | $\mathrm{ldD1}$ (0) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.0 | 2.6 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.0 | 1.8 | mA | DC to 1 MHz logic signal frequency |
| $\mathrm{V}_{\text {DD2 }}$ Supply Current | $\mathrm{ldD2}$ (e) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.0 | 1.8 | mA | DC to 1 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.0 | 2.6 | mA | DC to 1 MHz logic signal frequency |

## ADuM1410/ADuM1411/ADuM1412

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 10 Mbps (BRW Grade Only) |  |  |  |  |  |  |
| $V_{\text {DD } 1}$ Supply Current | $\mathrm{ldD1}$ (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 4.6 | 6.5 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.6 | 3.8 | mA | 5 MHz logic signal frequency |
| $\mathrm{V}_{\mathrm{DD} 2}$ Supply Current | l DD2 (10) |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.6 | 3.8 | mA | 5 MHz logic signal frequency |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 4.6 | 6.5 | mA | 5 MHz logic signal frequency |
| For All Models |  |  |  |  |  |  |
| Input Currents | $\mathrm{I}_{\mathrm{I}}, \mathrm{I}_{\mathrm{IB},} \mathrm{I}_{\mathrm{IC}}$, $\mathrm{l}_{\mathrm{ID}}, \mathrm{I}_{\mathrm{CTRL}}$, ICtRL2, Idisable | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & 0 \leq \mathrm{V}_{\mathrm{IA}}, \mathrm{~V}_{\mathrm{IB},}, \mathrm{~V}_{\mathrm{C},}, \mathrm{~V}_{\mathrm{ID}} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2}, \\ & 0 \leq \mathrm{V}_{\mathrm{CTRLL}}, \mathrm{~V}_{\mathrm{T} \text { RL2 }} \leq \mathrm{V}_{\mathrm{DD} 1} \text { or } \mathrm{V}_{\mathrm{DD} 2}, \\ & \mathrm{~V}_{\mathrm{DISABLE}} \leq \mathrm{V}_{\mathrm{DD} 1} \end{aligned}$ |
| Logic High Input Threshold | $\mathrm{V}_{\mathrm{IH}}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  | 2.0 |  |  | V |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  | 1.6 |  |  | V |  |
| Logic Low Input Threshold | VIL |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  |  | 0.8 | V |  |
| 3 V/5 V Operation |  |  |  | 0.4 | V |  |
| Logic High Output Voltages | Vоah, $\mathrm{V}_{\text {овн, }}$ | $V_{D D 1}, V_{\text {DD2 }}-0.1$ | $V_{D D 1}, V_{\text {DD2 }}$ |  | V | $\mathrm{loxx}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{IxH}}$ |
|  | $\mathrm{V}_{\text {Och, }} \mathrm{V}_{\text {OdH }}$ | $\mathrm{V}_{\mathrm{DD1} 1}, \mathrm{~V}_{\mathrm{DD} 2}-0.4$ | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD}}-0.2$ |  | V | $\mathrm{l}_{0 \mathrm{x}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{lxH}}$ |
| Logic Low Output Voltages | Voal, $\mathrm{V}_{\text {obl, }}$ |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IXL}}$ |
|  | Vocl, Vodl |  | 0.04 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=400 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{\mathrm{IxL}}$ |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |
| ADuM1411ARW and ADuM1412ARW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 1000 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 1 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL }}, \mathrm{tPLH}$ | 25 | 70 | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 40 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$, CMOS signal levels |
| Propagation Delay Skew ${ }^{6}$ | tpsk |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching ${ }^{7}$ | tPSKCD/OD |  |  | 50 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| ADuM141xBRW |  |  |  |  |  |  |
| Minimum Pulse Width ${ }^{3}$ | PW |  |  | 100 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Maximum Data Rate ${ }^{4}$ |  | 10 |  |  | Mbps | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay ${ }^{5}$ | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ | 25 | 35 | 60 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Pulse Width Distortion, $\left\|\mathrm{t}_{\text {PLH }}-\mathrm{t}_{\text {PHL }}\right\|^{5}$ | PWD |  |  | 5 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Change vs. Temperature |  |  | 5 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Propagation Delay Skew ${ }^{6}$ | tPsk |  |  | 30 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, CMOS signal levels |
| Channel-to-Channel Matching, Codirectional Channels ${ }^{7}$ | tPSKCD |  |  | 5 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| Channel-to-Channel Matching, Opposing-Directional Channels7 | tpskod |  |  | 6 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| For All Models |  |  |  |  |  |  |
| Output Rise/Fall Time (10\% to 90\%) | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{f}}$ |  |  |  |  | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{CMOS}$ signal levels |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 2.5 |  | ns |  |
| Common-Mode Transient Immunity at Logic High Output ${ }^{8}$ | \|CM ${ }_{\text {H }}$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DD} 1} / \mathrm{V}_{\mathrm{DD} 2}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Common-Mode Transient Immunity at Logic Low Output ${ }^{8}$ | \| $\mathrm{CM}_{\mathrm{L}} \mid$ | 25 | 35 |  | kV/ $\mu \mathrm{s}$ | $\mathrm{V}_{\mathrm{Ix}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{cm}}=1000 \mathrm{~V}$, transient magnitude $=800 \mathrm{~V}$ |
| Refresh Rate | $\mathrm{fr}_{r}$ |  |  |  |  |  |
| $5 \mathrm{~V} / 3 \mathrm{~V}$ Operation |  |  | 1.2 |  | Mbps |  |
| $3 \mathrm{~V} / 5 \mathrm{~V}$ Operation |  |  | 1.1 |  | Mbps |  |
| Input Enable Time ${ }^{9}$ | tenable |  | 2.0 |  | $\mu \mathrm{s}$ | $V_{I A}, V_{I B}, V_{I C}, V_{I D}=0$ or $V_{\text {DD } 1}$ |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Disable Time ${ }^{9}$ | tisable |  | 5.0 |  | $\mu \mathrm{s}$ | $\mathrm{V}_{I A}, \mathrm{~V}_{I B}, \mathrm{~V}_{1 C}, \mathrm{~V}_{\text {ID }}=0$ or $\mathrm{V}_{\text {DD }}$ |
| Input Dynamic Supply Current per Channel ${ }^{10}$ | l DII (D) |  |  |  |  |  |
| 5 V Operation |  |  | 0.12 |  | mA/Mbps |  |
| 3 V Operation |  |  | 0.07 |  | mA/Mbps |  |
| Output Dynamic Supply Current per Channel ${ }^{10}$ | $\operatorname{ldDI}(\mathrm{D})$ |  |  |  |  |  |
| 5 V Operation |  |  | 0.04 |  | mA/Mbps |  |
| 3 V Operation |  |  | 0.02 |  | mA/Mbps |  |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total $V_{D D 1}$ and $V_{D D 2}$ supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.
${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
${ }^{5}$ tpнL propagation delay is measured from the $50 \%$ level of the falling edge of the $V_{1 \times}$ signal to the $50 \%$ level of the falling edge of the $V_{\text {Ox }}$ signal. tpLн propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
${ }^{6} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. CM $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
${ }^{9}$ Input enable time is the duration from when $V_{\text {DISABEE }}$ is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when $V_{\text {DISABLE }}$ is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL logic state (See Table 10).
${ }^{10}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

## ADuM1410/ADuM1411/ADuM1412

## PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resistance (Input-to-Output) ${ }^{1}$ | R $\mathrm{L}_{0}$ |  | $10^{12}$ |  | $\Omega$ |  |
| Capacitance (Input-to-Output) ${ }^{1}$ | Cloo |  | 2.2 |  | pF | $\mathrm{f}=1 \mathrm{MHz}$ |
| Input Capacitance ${ }^{2}$ | $C_{1}$ |  | 4.0 |  | pF |  |
| IC Junction-to-Case Thermal Resistance, Side 1 | $\theta_{\mathrm{JcI}}$ |  | 33 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | Thermocouple located at |
| IC Junction-to-Case Thermal Resistance, Side 2 | $\theta_{\text {Jсо }}$ |  | 28 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | center of package underside |

${ }^{1}$ The ADuM141x device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM141x have been approved by the organizations listed in Table 5 .
Table 5.

| UL ${ }^{1}$ | CSA | VDE $^{2}$ (ADuM1411 and ADuM1412 pending) |
| :--- | :--- | :--- |
| Recognized under 1577 <br> component recognition <br> program | Approved under CSA Component <br> Acceptance Notice \#5A | Certified according to DIN EN 60747-5-2 <br> (VDE 0884 Part 2): 2003-01 |

${ }^{1}$ In accordance with UL1577, each ADuM141x is proof tested by applying an insulation test voltage $\geq 3000 \mathrm{Vrms}$ for 1 second (current leakage detection limit $=5 \mu \mathrm{~A}$ ).
${ }^{2}$ In accordance with DIN EN 60747-5-2, each ADuM141x is proof tested by applying an insulation test voltage $\geq 1050 \mathrm{~V}$ peak for 1 second (partial discharge detection limit $=5 \mathrm{pC}$ ). The * marking branded on the component designates DIN EN 60747-5-2 approval.

## INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: |
| Rated Dielectric Insulation Voltage |  | 2500 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 7.7 min | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(I02) | 8.1 min | mm | Measured from input terminals to output terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) |  | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303 Part 1 |
| Isolation Group |  | Illa |  | Material Group (DIN VDE 0110, 1/89, Table 1) |

## ADuM1410/ADuM1411/ADuM1412

## DIN EN 60747-5-2 (VDE 0884 PART 2) INSULATION CHARACTERISTICS

These isolators are suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The * marking on packages denotes DIN EN 60747-5-2 approval.

Table 7.

| Description | Conditions | Symbol | Characteristic | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Installation Classification per DIN VDE 0110 |  |  |  |  |
| For Rated Mains Voltage $\leq 150 \mathrm{~V}$ rms |  |  | Ito IV ${ }^{1}$ |  |
| For Rated Mains Voltage $\leq 300 \mathrm{~V}$ rms |  |  | I to III |  |
| For Rated Mains Voltage $\leq 400 \mathrm{~V}$ rms |  |  | I to II |  |
| Climatic Classification |  |  | 40/105/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  |  | 2 |  |
| Maximum Working Insulation Voltage |  | VIorm | 560 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method B1 | $V_{\text {IORM }} \times 1.875=V_{\text {PR, }}, 100 \%$ Production Test, $\mathrm{t}_{\mathrm{m}}=1 \mathrm{sec}$, partial discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ | 1050 | $\checkmark$ peak |
| Input-to-Output Test Voltage, Method A | $\mathrm{V}_{\text {IORM }} \times 1.6=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ | $V_{\text {PR }}$ |  |  |
| After Environmental Tests Subgroup 1 |  |  | 896 | $\checkmark$ peak |
| After Input and/or Safety Test Subgroup 2 and Subgroup 3 | $\mathrm{V}_{\text {IORM }} \times 1.2=\mathrm{V}_{\text {PR, }}, \mathrm{t}_{\mathrm{m}}=60 \mathrm{sec}$, Partial Discharge $<5 \mathrm{pC}$ |  | 672 | $\checkmark$ peak |
| Highest Allowable Overvoltage | Transient overvoltage, $\mathrm{t}_{\mathrm{TR}}=10$ seconds | $\mathrm{V}_{\text {TR }}$ | 4000 | $\checkmark$ peak |
| Safety-Limiting Values | Maximum value allowed in the event of a failure; see Figure 7 |  |  |  |
| Case Temperature |  | Ts | 150 | ${ }^{\circ} \mathrm{C}$ |
| Side 1 Current |  | $\mathrm{IS}_{5}$ | 265 | mA |
| Side 2 Current |  | Is2 | 335 | mA |
| Insulation Resistance at $\mathrm{T}_{5}$ | $\mathrm{V}_{10}=500 \mathrm{~V}$ | Rs | $>10^{9}$ | $\Omega$ |

[^2]
## ADuM1410/ADuM1411/ADuM1412

## ABSOLUTE MAXIMUM RATINGS

Ambient temperature $\left(\mathrm{T}_{\mathrm{A}}\right)=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 8.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{TST}^{\text {) }}$ | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}\left(\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}\right)$ | -0.5 V to +7.0 V |
| Input Voltages ${ }^{1,2}\left(\mathrm{~V}_{\mathrm{IA}}, \mathrm{V}_{\mathrm{IB}}, \mathrm{V}_{\mathrm{IC}}, \mathrm{V}_{\mathrm{ID}}\right.$, $\mathrm{V}_{\mathrm{E} 1}, \mathrm{~V}_{\mathrm{E} 2}$ ) | -0.5 V to $\mathrm{V}_{\mathrm{DDI}}+0.5 \mathrm{~V}$ |
| Output Voltages ${ }^{1,2}$ ( $\left.\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}, \mathrm{V}_{\text {OC, }}, \mathrm{V}_{O D}\right)$ | -0.5 V to $\mathrm{V}_{\text {DDO }}+0.5 \mathrm{~V}$ |
| Average Output Current per Pin ${ }^{3}$ |  |
| Side 1 ( $\mathrm{l}_{1}$ ) | -18 mA to +18 mA |
| Side 2 (loz) | -22 mA to +22 mA |
| Common-Mode Transients ${ }^{4}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1}$ All voltages are relative to their respective ground.
${ }^{2} V_{\text {DDI }}$ and $V_{\text {DDO }}$ refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.
${ }^{3}$ See Figure 7 for maximum rated current values for various temperatures.
${ }^{4}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latchup or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING CONDITIONS

All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

Table 9.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages | $\mathrm{V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 2.7 | 5.5 | V |
| Input Signal Rise and Fall Times |  |  | 1.0 | ms |

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 10. Truth Table (Positive Logic)

| $\mathbf{V}_{\text {IX }}$ <br> Input ${ }^{1}$ | CTRL Input ${ }^{2}$ | Visable State ${ }^{3}$ | $V_{\text {DDI }}$ State ${ }^{4}$ | VDD State ${ }^{5}$ | $V_{\text {ox }}$ Output ${ }^{1}$ | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | L or NC | Powered | Powered | H | Normal operation, data is high. |
| L | X | L or NC | Powered | Powered | L | Normal operation, data is low. |
| X | H or NC | H | $X$ | Powered | H | Inputs disabled. Outputs are in the default state as determined by CTRL. |
| X | L | H | X | Powered | L | Inputs disabled. Outputs are in the default state as determined by CTRL. |
| X | H or NC | X | Unpowered | Powered | H | Input unpowered. Outputs are in the default state as determined by CTRL. Outputs return to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the Pin Configurations and Function Descriptions section for more details. |
| X | L | X | Unpowered | Powered | L | Input unpowered. Outputs are in the default state as determined by CTRL. Outputs return to input state within $1 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the Pin Configurations and Function Descriptions section for more details. |
| X | X | X | Powered | Unpowered | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within $1 \mu$ s of Vodo power restoration. See the Pin Configurations and Function Descriptions section for more details. |

[^3]
## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS


*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH
TO GND ${ }_{1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY
CONNECTED. CONNECTING BOTH TO GND 2 IS RECOMMENDED.
Figure 4. ADuM1410 Pin Configuration

Table 11. ADuM1410 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 3 | $\mathrm{V}_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | VID | Logic Input D. |
| 7 | DISABLE | Input Disable. Disables the isolator inputs and halts the dc refresh circuits. Outputs take on the logic state determined by CTRL. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 10 | CTRL | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{O A}, V_{O B}, V_{\text {Oc, }}$ and $V_{O D}$ outputs are high when CTRL is high or disconnected and $V_{D D 1}$ is off. $V_{O A}, V_{O B}, V_{O C}$, and $V_{O D}$ outputs are low when CTRL is low and $V_{D D 1}$ is off. When $V_{D D 1}$ power is on, this pin has no effect. |
| 11 | $V_{\text {OD }}$ | Logic Output D. |
| 12 | Voc | Logic Output C. |
| 13 | V ов | Logic Output B. |
| 14 | VoA | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 16 | V ${ }_{\text {DD2 }}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

## ADuM1410/ADuM1411/ADuM1412


*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND ${ }_{1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY CONNECTED. CONNECTING BOTH TO GND 2 IS RECOMMENDED.

Figure 5. ADuM1411 Pin Configuration

Table 12. ADuM1411 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 3 | VIA | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | V ${ }_{\text {OD }}$ | Logic Output D. |
| 7 | CTRL ${ }_{1}$ | Default Output Control. Controls the logic state the outputs assume when the input power is off. VOD output is high when $\mathrm{CTRL}_{1}$ is high or disconnected and $\mathrm{V}_{\mathrm{DD} 2}$ is off. $\mathrm{V}_{\mathrm{OD}}$ output is low when $\mathrm{CTRL}_{1}$ is low and $\mathrm{V}_{\mathrm{DD} 2}$ is off. When $\mathrm{V}_{\mathrm{DD} 2}$ power is on, this pin has no effect. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 10 | CTRL ${ }_{2}$ | Default Output Control. Controls the logic state the outputs assume when the input power is off. $\mathrm{V}_{\mathrm{OA}}, \mathrm{V}_{\mathrm{OB}}$, and $\mathrm{V}_{\mathrm{OC}}$ outputs are high when $C_{R L}$ is high or disconnected and $V_{D D 1}$ is off. $V_{O A}, V_{O B}$, and $V_{O c}$ outputs are low when $C T R L_{2}$ is low and $V_{D D 1}$ is off. When $V_{D D 1}$ power is on, this pin has no effect. |
| 11 | $V_{\text {ID }}$ | Logic Input D. |
| 12 | V oc | Logic Output C. |
| 13 | Vob | Logic Output B. |
| 14 | V ${ }_{\text {OA }}$ | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2 . Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 16 | $\mathrm{V}_{\mathrm{DD} 2}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

## ADuM1410/ADuM1411/ADuM1412


*PIN 2 AND PIN 8 ARE INTERNALLY CONNECTED. CONNECTING BOTH
TO GND ${ }_{1}$ IS RECOMMENDED. PIN 9 AND PIN 15 ARE INTERNALLY
CONNECTED. CONNECTING BOTH TO GND 2 IS RECOMMENDED.
Figure 6. ADuM1412 Pin Configuration
Table 13. ADuM1412 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VD1 | Supply Voltage for Isolator Side 1, 2.7 V to 5.5 V. |
| 2 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to GND ${ }_{1}$ is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | Vod | Logic Output D. |
| 7 | $\mathrm{CTRL}_{1}$ | Default Output Control. Controls the logic state the outputs assume when the input power is off. $V_{O C}$ and $V_{O D}$ outputs are high when CTRL1 is high or disconnected and $V_{D D 2}$ is off. $V_{O C}$ and $V_{O D}$ outputs are low when $C T R L_{1}$ is low and $V_{D D 2}$ is off. When $V_{D D 2}$ power is on, this pin has no effect. |
| 8 | $\mathrm{GND}_{1}$ | Ground 1. Ground reference for Isolator Side 1. Pin 2 and Pin 8 are internally connected, and connecting both to $\mathrm{GND}_{1}$ is recommended. |
| 9 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $\mathrm{GND}_{2}$ is recommended. |
| 10 | CTRL ${ }_{2}$ | Default Output Control. Controls the logic state the outputs assume when the input power is off. VOA and $V_{O B}$ outputs are high when $C_{R L} L_{2}$ is high or disconnected and $V_{D D 1}$ is off. $V_{O A}$ and $V_{O B}$ outputs are low when $C_{R L} L_{2}$ is low and $V_{D D 1}$ is off. When $V_{D D 1}$ power is on, this pin has no effect. |
| 11 | $V_{\text {ID }}$ | Logic Input D. |
| 12 | VIC | Logic Input C. |
| 13 | $V_{\text {OB }}$ | Logic Output B. |
| 14 | V ${ }_{\text {OA }}$ | Logic Output A. |
| 15 | $\mathrm{GND}_{2}$ | Ground 2. Ground reference for Isolator Side 2. Pin 9 and Pin 15 are internally connected, and connecting both to $G_{N D}$ is recommended. |
| 16 | $V_{\text {DD2 }}$ | Supply Voltage for Isolator Side 2, 2.7 V to 5.5 V. |

## ADuM1410/ADuM1411/ADuM1412

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 7. Thermal Derating Curve, Dependence of Safety-Limiting Values with Case Temperature per DIN EN 60747-5-2


Figure 8. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3 V Operation


Figure 9. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)


Figure 10. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)


Figure 11. Typical ADuM1410 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 12. Typical ADuM1410 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation

## ADuM1410/ADuM1411/ADuM1412



Figure 13. Typical ADuM1411 VDDI Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 14. Typical ADuM1411 VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation


Figure 15. Typical ADuM1412 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3 V Operation

## ADuM1410/ADuM1411/ADuM1412

## APPLICATION INFORMATION

## PC BOARD LAYOUT

The ADuM141x digital isolator requires no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 16). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for $V_{D D 1}$, and between Pin 15 and Pin 16 for $V_{\text {DD2 } 2}$. The capacitor value should be between $0.01 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm . Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered unless the ground pair on each package side is connected close to the package.


Figure 16. Recommended Printed Circuit Board Layout
In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings of the device, thereby leading to latch-up or permanent damage.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input to output propagation delay time for a high to low transition may differ from the propagation delay time of a low to high transition.


Figure 17. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values, and it is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM141x component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM141x components operating under the same conditions.

## DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $2 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 10) by the watchdog timer circuit.

The magnetic field immunity of the ADuM141x is determined by the changing magnetic field which induces a voltage in the transformer's receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM141x is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at about 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss).
$N$ is the number of turns in the receiving coil.
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil $(\mathrm{cm})$.
Given the geometry of the receiving coil in the ADuM141x and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 18.


Figure 18. Maximum Allowable External Magnetic Flux Density

## ADuM1410/ADuM1411/ADuM1412

For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and was of the worst-case polarity), it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V -still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM141x transformers. Figure 19 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM141x is extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, a 0.5 kA current needed to be placed 5 mm away from the ADuM141x to affect the operation of the component.


Figure 19. Maximum Allowable Current for Various Current-to-ADuM141x Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM141x isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I(D)} \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{array}{rl}
I_{D D O}=I_{D D O(Q)} & f \leq 0.5 f_{r} \\
I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3}\right) \times C_{L} \times V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
f & f 0.5 f_{r}
\end{array}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage (V).
$f$ is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.
$f_{r}$ is the input stage refresh rate (Mbps).
$I_{D D I(Q)}, I_{D D O}($ ()) are the specified input and output quiescent supply currents (mA).

To calculate the total $V_{\text {DD1 }}$ and $V_{\text {DD2 }}$ supply current, the supply currents for each input and output channel corresponding to $V_{D D 1}$ and $V_{D D 2}$ are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides perchannel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total $V_{D D 1}$ and $V_{D D 2}$ supply current as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.

## ADuM1410/ADuM1411/ADuM1412

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-013-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 20. 16-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-16)
Dimensions shown in millimeters and (inches)

## ORDERING GUIDE

| Model | Number of Inputs, $V_{D D 1}$ Side | Number of Inputs, $V_{D D 2}$ Side | Maximum Data Rate | Maximum Propagation Delay, 5 V | Maximum Pulse Width Distortion | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM1410BRWZ ${ }^{1}$ | 4 | 0 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body | RW-16 |
| ADuM1410BRWZ-RL ${ }^{1}$ | 4 | 0 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body, | RW-16 |
| ADuM1411ARWZ ${ }^{1}$ | 3 | 1 | 1 Mbps | 100 ns | 40 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body | RW-16 |
| ADuM1411ARWZ-RL ${ }^{1}$ | 3 | 1 | 1 Mbps | 100 ns | 40 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body, $13^{\prime \prime}$ Reel | RW-16 |
| ADuM1411BRWZ ${ }^{1}$ | 3 | 1 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body | RW-16 |
| ADuM1411BRWZ-RL ${ }^{1}$ | 3 | 1 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body, 13" Reel | RW-16 |
| ADuM1412ARWZ ${ }^{1}$ | 2 | 2 | 1 Mbps | 100 ns | 40 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body | RW-16 |
| ADuM1412ARWZ-RL ${ }^{1}$ | 2 | 2 | 1 Mbps | 100 ns | 40 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body, 13" Reel | RW-16 |
| ADuM1412BRWZ ${ }^{1}$ | 2 | 2 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body | RW-16 |
| ADuM1412BRWZ-RL¹ | 2 | 2 | 10 Mbps | 50 ns | 5 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 16-Lead SOIC_W, Wide Body, 13 " Reel | RW-16 |

[^4]
[^0]:    ${ }^{1}$ Protected by U.S. Patents $5,952,849,6,873,065$ and $7,075,329$. Other patents pending

[^1]:    ${ }^{1}$ All voltages are relative to their respective ground.
    ${ }^{2}$ The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total $V_{D D 1}$ and $V_{D D 2}$ supply currents as a function of data rate for ADuM1410/ADuM1411/ADuM1412 channel configurations.
    ${ }^{3}$ The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
    ${ }^{4}$ The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
    ${ }^{5} t_{\text {PHL }}$ propagation delay is measured from the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ix}}$ signal to the $50 \%$ level of the falling edge of the $\mathrm{V}_{\mathrm{Ox}}$ signal. $\mathrm{t}_{\mathrm{PLH}}$ propagation delay is measured from the $50 \%$ level of the rising edge of the $\mathrm{V}_{1 \times}$ signal to the $50 \%$ level of the rising edge of the $\mathrm{V}_{0 \times}$ signal.
    ${ }^{6} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
    ${ }^{7}$ Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
    ${ }^{8} \mathrm{CM}_{H}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{O}}>0.8 \mathrm{~V}_{\mathrm{DD} 2}$. $\mathrm{CM}_{\mathrm{L}}$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{0}<0.8 \mathrm{~V}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.
    ${ }^{9}$ Input enable time is the duration from when $V_{\text {DISABLE }}$ is set low until the output states are guaranteed to match the input states in the absence of any input data logic transitions. If an input data logic transition within a given channel does occur within this time interval, the output of that channel reaches the correct state within the much shorter duration as determined by the propagation delay specifications within this data sheet. Input disable time is the duration from when $\mathrm{V}_{\text {DISABLE }}$ is set high until the output states are guaranteed to reach their programmed output levels, as determined by the CTRL logic state (See Table 10).
    ${ }^{10}$ Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 8 through Figure 10 for information on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current for a given data rate.

[^2]:    ' See DIN VDE 0110 for definition of Classification 1 through Classification IV listed in the Characteristic column.

[^3]:    ${ }^{1} V_{1 x}$ and $V_{\text {ox }}$ refer to the input and output signals of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{2}$ CTRL refers to the CTRL signal on the input side of a given channel (A, B, C, or D).
    ${ }^{3}$ Available only on ADuM1410.
    ${ }^{4} V_{\text {DDI }}$ refers to the power supply on the input side of a given channel ( $A, B, C$, or $D$ ).
    ${ }^{5} V_{D D O}$ refers to the power supply on the output side of a given channel (A, B, C, or D).

[^4]:    ${ }^{1} \mathrm{Z}=\mathrm{Pb}$-free part.

