## 4-Mbit (128 K $\times 36$ ) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture

## Features

■ Can support up to $133-\mathrm{MHz}$ bus operations with zero wait states
a Data is transferred on every clock
■ Pin compatible and functionally equivalent to $\mathrm{ZBT}^{T M}$ devices
■ Internally self-timed output buffer control to eliminate the need to use $\overline{\mathrm{OE}}$

■ Registered inputs for flow-through operation

- Byte write capability

■ $128 \mathrm{~K} \times 36$ common I/O architecture
■ $2.5 \mathrm{~V} / 3.3 \mathrm{~V}$ I/O power supply ( $\mathrm{V}_{\mathrm{DDQ}}$ )

- Fast clock-to-output times

口 6.5 ns (for $133-\mathrm{MHz}$ device)

- Clock enable ( $\overline{\mathrm{CEN}}$ ) pin to suspend operation

■ Synchronous self-timed writes
■ Asynchronous output enable
■ Available in Pb-free 100-pin TQFP package

- Burst capability - linear or interleaved burst order
- Low standby power


## Functional Description

The CY7C1351G is a $3.3 \mathrm{~V}, 128 \mathrm{~K} \times 36$ synchronous flow-through burst SRAM designed specifically to support unlimited true back-to-back read/write operations without the insertion of wait states. The CY7C1351G is equipped with the advanced No Bus Latency ${ }^{\text {TM }}$ ( $\mathrm{NoBL}^{\text {TM }}$ ) logic required to enable consecutive Read/Write operations with data being transferred on every clock cycle. This feature dramatically improves the throughput of data through the SRAM, especially in systems that require frequent write-read transitions.
All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock input is qualified by the clock enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle. Maximum access delay from the clock rise is 6.5 ns ( $133-\mathrm{MHz}$ device).
Write operations are controlled by the four byte write select ( $\mathrm{BW}_{[A: D]}$ ) and a write enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ and an asynchronous output enable ( $\overline{\mathrm{OE} \text { ) provide for easy bank }}$ selection and output tristate control. In order to avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.

## Selection Guide

| Description | $\mathbf{1 3 3} \mathbf{~ M H z}$ | $\mathbf{1 0 0} \mathbf{~ M H z}$ | Unit |
| :--- | :---: | :---: | :---: |
| Maximum access time | 6.5 | 8.0 | ns |
| Maximum operating current | 225 | 205 | mA |
| Maximum CMOS standby current | 40 | 40 | mA |

## Logic Block Diagram



## Contents

Pin Configurations ..... 4
Pin Definitions ..... 5
Functional Overview ..... 6
Single Read Accesses ..... 6
Burst Read Accesses ..... 6
Single Write Accesses ..... 6
Burst Write Accesses ..... 6
Sleep Mode ..... 7
Linear Burst Address Table ..... 7
Interleaved Burst Address Table ..... 7
ZZ Mode Electrical Characteristics ..... 7
Truth Table ..... 8
Partial Truth Table for Read/Write ..... 8
Maximum Ratings ..... 9
Operating Range ..... 9
Electrical Characteristics ..... 9
Capacitance ..... 10
Thermal Resistance ..... 10
AC Test Loads and Waveforms ..... 11
Switching Characteristics ..... 12
Switching Waveforms ..... 13
Ordering Information ..... 15
Ordering Code Definitions ..... 15
Package Diagrams ..... 16
Acronyms ..... 17
Document Conventions ..... 17
Units of Measure ..... 17
Document History Page ..... 18
Sales, Solutions, and Legal Information ..... 20
Worldwide Sales and Design Support ..... 20
Products ..... 20
PSoC Solutions ..... 20

## Pin Configurations

Figure 1. 100 -pin TQFP ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) pinout


## Pin Definitions

| Name | 1/0 | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}$ | Inputsynchronous | Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK. $\mathrm{A}_{[1: 0]}$ are fed to the two-bit burst counter. |
| $\overline{\mathrm{BW}}_{[\mathrm{A}: \mathrm{D}]}$ | Inputsynchronous | Byte write inputs, active LOW. Qualified with $\overline{\mathrm{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. |
| $\overline{\text { WE }}$ | Inputsynchronous | Write enable input, active LOW. Sampled on the rising edge of CLK if $\overline{\mathrm{CEN}}$ is active LOW. This signal must be asserted LOW to initiate a write sequence. |
| ADV/̄̄D | Inputsynchronous | Advance/load input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW in order to load a new address. |
| CLK | Input-clock | Clock input. Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{\mathrm{CEN}}$. CLK is only recognized if $\overline{C E N}$ is active LOW. |
| $\overline{\mathrm{CE}}_{1}$ | Inputsynchronous | Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{2}$, and $\mathrm{CE}_{3}$ to select/deselect the device. |
| $\mathrm{CE}_{2}$ | Inputsynchronous | Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}} \mathbf{1}_{1}$ and $\mathrm{CE}_{3}$ to select/deselect the device. |
| $\overline{\mathrm{CE}}_{3}$ | Inputsynchronous | Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\mathrm{CE}_{2}$ to select/deselect the device. |
| $\overline{\mathrm{OE}}$ | Inputasynchronous | Output enable, asynchronous input, active LOW. Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. $\overline{\mathrm{OE}}$ is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, when the device has been deselected. |
| $\overline{\mathrm{CEN}}$ | Inputsynchronous | Clock enable input, active LOW. When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, $\overline{\mathrm{CEN}}$ can be used to extend the previous cycle when required. |
| ZZ | Inputasynchronous | ZZ "sleep" input. This active HIGH input places the device in a non-time critical "sleep" condition with data integrity preserved. During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down. |
| $\mathrm{DQ}_{\mathrm{s}}$ | I/O- <br> synchronous | Bidirectional data I/O lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by address during the clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$ and the internal control logic. When $\overline{\mathrm{OE}}$ is asserted LOW, the pins can behave as outputs. When HIGH, DQ ${ }_{\mathrm{S}}$ and $\mathrm{DQP}_{[\mathrm{A}: \mathrm{D}]}$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of $\overline{\mathrm{OE}}$. |
| $\mathrm{DQP}_{[\mathrm{A}: \mathrm{D}]}$ | I/Osynchronous | Bidirectional data parity I/O lines. Functionally, these signals are identical to $\mathrm{DQ}_{\mathrm{S}}$. During write sequences, $\mathrm{DQP}_{[\mathrm{A}: \mathrm{D}]}$ is controlled by $\mathrm{BW}_{[\mathrm{A}: \mathrm{D}]}$ correspondingly. |
| MODE | Input strap pin | Mode input. Selects the burst order of the device. When tied to GND selects linear burst sequence. When tied to $\mathrm{V}_{\mathrm{DD}}$ or left floating selects interleaved burst sequence. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply | Power supply inputs to the core of the device. |
| $V_{\text {DDQ }}$ | I/O power supply | Power supply for the I/O circuitry. |
| $\mathrm{V}_{\text {SS }}$ | Ground | Ground for the device. |
| NC | - | No connects. Not Internally connected to the die. |

## Pin Definitions (continued)

| Name | I/O |  |
| :--- | :---: | :--- |
| NC/9M, | - | No connects. Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, |
| NC/18M, |  | NC/288M, NC/576M and NC/1G are address expansion pins are not internally connected to the die. |
| NC/36M, |  |  |
| NC/72M, |  |  |
| NC/144M, |  |  |
| NC/288M, |  |  |
| NC/576M, |  |  |
| NC/1G |  |  |

## Functional Overview

The CY7C1351G is a synchronous flow-through burst SRAM designed specifically to eliminate wait states during write-read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with $\overline{C E N}$. Maximum access delay from the clock rise ( $\mathrm{t}_{\mathrm{CDV}}$ ) is 6.5 ns (133-MHz device).
Accesses can be initiated by asserting all three chip enables $\left(\mathrm{CE}_{1}, \mathrm{CE}_{2}, C E_{3}\right)$ active at the rising edge of the clock. If clock enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a read or write operation, depending on the status of the write enable ( $\overline{\mathrm{WE}}) . \overline{\mathrm{BW}}_{[\mathrm{A}: D]}$ can be used to conduct byte write operations.
Write operations are qualified by the write enable ( $\overline{\mathrm{WE}}$ ). All writes are simplified with on-chip synchronous self-timed write circuitry.
Three synchronous chip enables $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}, \overline{\mathrm{CE}}_{3}\right)$ and an asynchronous output enable (OE) simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.

## Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{CEN}}$ is asserted LOW, (2) $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are all asserted active, (3) the write enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within $6.5 \mathrm{~ns}(133-\mathrm{MHz}$ device) provided $\overline{\mathrm{OE}}$ is active LOW. After the first clock of the read access, the output buffers are controlled by $\overline{\mathrm{OE}}$ and the internal control logic. $\overline{\mathrm{OE}}$ must be driven LOW in order for the device to drive out the requested data. On the subsequent clock, another operation (read/write/deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output will be tristated immediately.

## Burst Read Accesses

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be
driven LOW in order to load a new address into the SRAM, as described in the Single Read Accesses section above. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and will wrap around when incremented sufficiently. A HIGH input on ADV/LD will increment the internal burst counter regardless of the state of chip enable inputs or $\overline{\mathrm{WE}} . \overline{\mathrm{WE}}$ is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

## Single Write Accesses

Write access are initiated when the following conditions are satisfied at clock rise: (1) $\overline{\mathrm{CEN}}$ is asserted LOW, (2) $\overline{C E}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are all asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tristated regardless of the state of the $\overline{\mathrm{OE}}$ input signal. This allows the external logic to present the data on DQs and $\mathrm{DQP}_{[\mathrm{A}: \mathrm{D}]}$.
On the next clock rise the data presented to DQs and $\mathrm{DQP}_{[\mathrm{A}: \mathrm{D}]}$ (or a subset for byte write operations, see truth table for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.
The data written during the write operation is controlled by $\overline{B W}_{[A: D]}$ signals. The CY7C1351G provides byte write capability that is described in the truth table. Asserting the write enable input (WE) with the selected byte write select input will selectively write to only the desired bytes. Bytes not selected during a byte write operation will remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations. Byte write capability has been included in order to greatly simplify read/modify/write sequences, which can be reduced to simple byte write operations.
Because the CY7C1351G is a common I/O device, data should not be driven into the device while the outputs are active. The output enable ( $\overline{\mathrm{OE}}$ ) can be deasserted HIGH before presenting data to the DQs and $\operatorname{DQP}_{[A: D]}$ inputs. Doing so will tristate the output drivers. As a safety precaution, DQs and $D P_{[A: D]}$.are automatically tristated during the data portion of a write cycle, regardless of the state of $\overline{O E}$.

## Burst Write Accesses

The CY7C1351G has an on-chip burst counter that allows the user the ability to supply a single address and conduct up to four

Write operations without reasserting the address inputs. ADV/LD must be driven LOW in order to load the initial address, as described in the Single Write Accesses section above. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ( $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ ) and $\overline{\mathrm{WE}}$ inputs are ignored and the burst counter is incremented. The correct $\mathrm{BW}_{[\mathrm{A}: \mathrm{D}]}$ inputs must be driven in each cycle of the burst write, in order to write the correct bytes of data.

## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode. $\mathrm{CE}_{1}, \mathrm{CE}_{2}$, and $\mathrm{CE}_{3}$, must remain inactive for the duration of tZZREC after the ZZ input returns LOW.

## Linear Burst Address Table

(MODE = GND)

| First <br> Address <br> A1:A0 | Second <br> Address <br> A1:A0 | Third <br> Address <br> A1:A0 | Fourth <br> Address <br> A1:A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

## Interleaved Burst Address Table

(MODE = Floating or $\mathrm{V}_{\mathrm{DD}}$ )

| First <br> Address <br> A1:A0 | Second <br> Address <br> A1:A0 | Third <br> Address <br> A1:A0 | Fourth <br> Address <br> A1:A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

## ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\mathrm{DDZZ}}$ | Sleep mode standby current | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | 40 | mA |
| $\mathrm{t}_{\mathrm{ZZS}}$ | Device operation to ZZ | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\text {ZZREC }}$ | ZZ recovery time | $\mathrm{ZZ} \leq 0.2 \mathrm{~V}$ | $2 \mathrm{t}_{\mathrm{CYC}}$ | - | ns |
| $\mathrm{t}_{\mathrm{ZZI}}$ | ZZ active to sleep current | This parameter is sampled | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\text {RZZI }}$ | ZZ inactive to exit sleep current | This parameter is sampled | 0 | - | ns |

## Truth Table

The truth table for CY7C1351G follows. ${ }^{[1,2,3,4,5,6,7]}$

| Operation | Address Used | $\mathbf{C E}_{\mathbf{1}}$ | $\mathbf{C E}_{\mathbf{2}}$ | $\mathbf{C E}_{\mathbf{3}}$ | $\mathbf{Z Z}$ | ADV/LD | $\mathbf{W E}$ | $\mathbf{B W}_{\mathbf{X}}$ | $\mathbf{O E}$ | $\mathbf{C E N}$ | CLK | DQ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselect cycle | None | H | X | X | L | L | X | X | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| Deselect cycle | None | X | X | H | L | L | X | X | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| Deselect cycle | None | X | L | X | L | L | X | X | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| Continue deselect cycle | None | X | X | X | L | H | X | X | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| READ cycle (begin burst) | External | L | H | L | L | L | H | X | L | L | $\mathrm{L}->\mathrm{H}$ | Data out (Q) |
| READ cycle (continue burst) | Next | X | X | X | L | H | X | X | L | L | $\mathrm{L}->\mathrm{H}$ | Data out (Q) |
| NOP/DUMMY READ (begin burst) | External | L | H | L | L | L | H | X | H | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| DUMMY READ (continue burst) | Next | X | X | X | L | H | X | X | H | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| WRITE cycle (begin burst) | External | L | H | L | L | L | L | L | X | L | $\mathrm{L}->\mathrm{H}$ | Data in (D) |
| WRITE cycle (continue burst) | Next | X | X | X | L | H | X | L | X | L | $\mathrm{L}->\mathrm{H}$ | Data in (D) |
| NOP/WRITE ABORT (begin burst) | None | L | H | L | L | L | L | H | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| WRITE ABORT (continue burst) | Next | X | X | X | L | H | X | H | X | L | $\mathrm{L}->\mathrm{H}$ | Tristate |
| IGNORE CLOCK EDGE (stall) | Current | X | X | X | L | X | X | X | X | H | $\mathrm{L}->\mathrm{H}$ | - |
| SLEEP MODE | None | X | X | X | H | X | X | X | X | X | X | Tristate |

## Partial Truth Table for Read/Write

The Partial Truth Table for Read/Write for CY7C1351G follows. ${ }^{[1,2, ~ 8]}$

| Function | $\overline{\mathbf{W E}}$ | $\overline{\mathbf{B W}}_{\mathbf{A}}$ | $\overline{\mathbf{B W}}_{\mathbf{B}}$ | $\overline{\mathbf{B W}}_{\mathbf{C}}$ | $\overline{\mathbf{B W}}_{\mathbf{D}}$ |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Read | H | X | X | X | X |
| Read | H | X | X | X | X |
| Write - no bytes written | L | H | H | H | H |
| Write byte $\mathrm{A}-\left(\mathrm{DQ}_{\mathrm{A}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{A}}\right)$ | L | L | H | H | H |
| Write byte $\mathrm{B}-\left(\mathrm{DQ}_{\mathrm{B}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{B}}\right)$ | L | H | L | H | H |
| Write byte $\mathrm{C}-\left(\mathrm{DQ}_{\mathrm{C}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{C}}\right)$ | L | H | H | L | H |
| Write byte $\mathrm{D}-\left(\mathrm{DQ}_{\mathrm{D}}\right.$ and $\left.\mathrm{DQP}_{\mathrm{D}}\right)$ | L | H | H | H | L |
| Write all bytes | L | L | L | L | L |

## Notes

1. $\mathrm{X}=$ Don't Care." $H=$ Logic $H I G H, L=$ Logic LOW. $\overline{B W} x=L$ signifies at least one byte write select is active, $\overline{B W} x=$ valid signifies that the desired byte write selects are asserted, see truth table for details.
2. Write is defined by $\overline{\mathrm{BW}}_{\mathrm{X}}$, and $\overline{\mathrm{WE}}$. See truth table for read/write.
3. When a write cycle is detected, all I/Os are tristated, even during byte writes.
4. The DQs and DQP ${ }_{[A: D]}$ pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock.
5. $\overline{\mathrm{CEN}}=\mathrm{H}$, inserts wait states.
6. Device will power-up deselected and the I/Os in a tristate condition, regardless of $\overline{\mathrm{OE}}$.
7. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle $D Q s$ and $D Q P[A: D]=$ tristate when $\overline{O E}$ is inactive or when the device is deselected, and $D Q s$ and $D Q P_{[A: D]}=$ data when $O E$ is active.
8. Table only lists a partial listing of the byte write combinations. Any combination of $\overline{\mathrm{BW}}_{\mathrm{X}}$ is valid. Appropriate write will be done based on which byte write is active.

## Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
power applied $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $V_{D D}$ relative to GND
....... -0.5 V to +4.6 V
Supply voltage on $V_{D D Q}$ relative to GND $\qquad$ . -0.5 V to $+\mathrm{V}_{\mathrm{DD}}$ DC voltage applied to outputs in tristate $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{DDQ}}+0.5 \mathrm{~V}$
DC input voltage ................................-0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Current into outputs (LOW) ....................................... 20 mA
Static discharge voltage
(per MIL-STD-883, method 3015) ........................... > 2001 V
Latch up current ...................................................... $>200 \mathrm{~mA}$

## Operating Range

| Range | Ambient <br> Temperature $\left(\mathbf{T}_{\mathbf{A}}\right)$ | $\mathbf{V}_{\mathrm{DD}}$ | $\mathbf{V}_{\mathrm{DDQ}}$ |
| :---: | :---: | :---: | :---: |
| Commercial | $0{ }^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V}-5 \% /$ <br> $+10 \%$ | $2.5 \mathrm{~V}-5 \%$ to <br> $\mathrm{V}_{\mathrm{DD}}$ |

## Electrical Characteristics

Over the Operating Range

| Parameter ${ }^{[9,10]}$ | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage |  |  | 3.135 | 3.6 | V |
| $\mathrm{V}_{\text {DDQ }}$ | I/O supply voltage | For $3.3 \mathrm{~V} \mathrm{I/O}$ |  | 3.135 | $V_{D D}$ | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{I/O}$ |  | 2.375 | 2.625 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | For $3.3 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | For $3.3 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | - | 0.4 | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage | For $3.3 \mathrm{~V} \mathrm{I/O}$ |  | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
|  | Input HIGH voltage | For 2.5 V I/O |  | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| VIL | Input LOW voltage ${ }^{[9]}$ | For $3.3 \mathrm{~V} \mathrm{I/O}$ |  | -0.3 | 0.8 | V |
|  | Input LOW voltage ${ }^{[9]}$ | For $2.5 \mathrm{~V} \mathrm{I/O}$ |  | -0.3 | 0.7 | V |
| ${ }^{\text {IX }}$ | Input leakage current except ZZ and MODE | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$ |  | -5 | 5 | $\mu \mathrm{A}$ |
|  | Input current of MODE | Input $=\mathrm{V}_{\text {SS }}$ |  | -30 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  | - | 5 | $\mu \mathrm{A}$ |
|  | Input current of ZZ | Input $=\mathrm{V}_{\text {SS }}$ |  | -5 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  | - | 30 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{Oz}}$ | Output leakage current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{DDQ}}$, output disabled |  | -5 | 5 | $\mu \mathrm{A}$ |
| IDD | $\mathrm{V}_{\mathrm{DD}}$ operating supply current | $\begin{aligned} & V_{\mathrm{DD}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | $\begin{aligned} & \text { 7.5-ns cycle, } \\ & 133 \mathrm{MHz} \end{aligned}$ | - | 225 | mA |
|  |  |  | 10-ns cycle, $100 \mathrm{MHz}$ | - | 205 | mA |
| ${ }^{\text {SB1 }}$ | Automatic CE power-down current - TTL inputs | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=\mathrm{Max}, \text { device deselected, } \\ & \mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}, \\ & \text { inputs switching } \end{aligned}$ | $\begin{aligned} & 7.5-\mathrm{ns} \text { cycle, } \\ & 133 \mathrm{MHz} \end{aligned}$ | - | 90 | mA |
|  |  |  | $\begin{aligned} & \text { 10-ns cycle, } \\ & 100 \mathrm{MHz} \end{aligned}$ | - | 80 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power-down current - CMOS inputs | $\mathrm{V}_{\mathrm{DD}}=$ Max, device deselected, <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$, $\mathrm{f}=0$, inputs static | All speeds | - | 40 | mA |

[^0]
## Electrical Characteristics (continued)

Over the Operating Range

| Parameter ${ }^{[9,10]}$ | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {SB3 }}$ | Automatic CE power-down current - CMOS inputs | $\mathrm{V}_{\mathrm{DD}}=\mathrm{Max}$, device deselected, <br> $\mathrm{V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}$, <br> $\mathrm{f}=\mathrm{f}_{\mathrm{MAX}}$, inputs switching | $\begin{aligned} & \text { 7.5-ns cycle, } \\ & \text { 133 MHz } \end{aligned}$ | - | 75 | mA |
|  |  |  | $\begin{aligned} & \text { 10-ns cycle, } \\ & 100 \mathrm{MHz} \end{aligned}$ | - | 65 | mA |
| $\mathrm{I}_{\text {SB4 }}$ | Automatic CE power-down current - TTL inputs | $\mathrm{V}_{\mathrm{DD}}=$ Max, device deselected, <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IN}} \leq \mathrm{V}_{\mathrm{IL}}$, <br> $\mathrm{f}=0$, inputs static | All speeds | - | 45 | mA |

## Capacitance

| Parameter ${ }^{[11]}$ | Description | Test Conditions | 100-pin TQFP <br> Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{CLOCK}}$ | Clock input capacitance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{I} / \mathrm{O}}$ |  |  |  | 5 capacitance |

## Thermal Resistance

| Parameter ${ }^{[11]}$ | Description | Test Conditions | 100-pin TQFP <br> Package | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (junction to ambient) | Test conditions follow standard test methods and <br> procedures for measuring thermal impedance, per | 30.32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | EIA/JESD51. | 6.85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
|  | Thermal resistance <br> (junction to case) |  |  |  |

Note
11. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms

### 3.3 V I/O Test Load


2.5 V I/O Test Load


## Switching Characteristics

Over the Operating Range

| Parameter ${ }^{[12,13]}$ | Description | -133 |  | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max |  |
| tPOWER | $\mathrm{V}_{\mathrm{DD}}$ (typical) to the first access ${ }^{[14]}$ | 1 | - | 1 | - | ms |
| Clock |  |  |  |  |  |  |
| ${ }^{\text {t }}$ CYC | Clock cycle time | 7.5 | - | 10 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 2.5 | - | 4.0 | - | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 2.5 | - | 4.0 | - | ns |
| Output Times |  |  |  |  |  |  |
| $\mathrm{t}_{\text {CDV }}$ | Data output valid after CLK rise | - | 6.5 | - | 8.0 | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data output hold after CLK rise | 2.0 | - | 2.0 | - | ns |
| ${ }^{\text {t CLZ }}$ | Clock to low $\mathrm{Z}^{[15,16,17]}$ | 0 | - | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CHz}}$ | Clock to high $\mathrm{Z}^{15,16,17]}$ | - | 3.5 | - | 3.5 | ns |
| toev | $\overline{\text { OE LOW to output valid }}$ | - | 3.5 | - | 3.5 | ns |
| toelz | $\overline{\mathrm{OE}}$ LOW to output low $\mathrm{Z}^{[15,16,17]}$ | 0 | - | 0 | - | ns |
| toenz | $\overline{\mathrm{OE}}$ HIGH to output high $\mathrm{Z}^{[15,16,17]}$ | - | 3.5 | - | 3.5 | ns |
| Set-up Times |  |  |  |  |  |  |
| $\mathrm{t}_{\text {AS }}$ | Address set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| $\mathrm{t}_{\text {ALS }}$ | ADV/ $\overline{\text { LD }}$ set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| $\mathrm{t}_{\text {WES }}$ | $\overline{\mathrm{WE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| $\mathrm{t}_{\text {CENS }}$ | $\overline{\mathrm{CEN}}$ set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| $\mathrm{t}_{\mathrm{DS}}$ | Data input set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| $\mathrm{t}_{\text {CES }}$ | Chip enable set-up before CLK rise | 1.5 | - | 2.0 | - | ns |
| Hold Times |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address hold after CLK rise | 0.5 | - | 0.5 | - | ns |
| $\mathrm{t}_{\text {ALH }}$ | ADV/LD hold after CLK rise | 0.5 | - | 0.5 | - | ns |
| $\mathrm{t}_{\text {WEH }}$ | $\overline{\mathrm{WE}}, \overline{\mathrm{BW}}_{\mathrm{X}}$ hold after CLK rise | 0.5 | - | 0.5 | - | ns |
| $\mathrm{t}_{\text {CENH }}$ | $\overline{\mathrm{CEN}}$ hold after CLK rise | 0.5 | - | 0.5 | - | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data input hold after CLK rise | 0.5 | - | 0.5 | - | ns |
| $\mathrm{t}_{\text {CEH }}$ | Chip enable hold after CLK rise | 0.5 | - | 0.5 | - | ns |

[^1]
## Switching Waveforms

Figure 3. Read/Write Waveforms ${ }^{[18,19,20]}$


I/A don't care undefined

## Notes

18. For this waveform ZZ is tied LOW.
19. When $\overline{\mathrm{CE}}$ is LOW, $\overline{\mathrm{CE}}_{1}$ is LOW, $\mathrm{CE}_{2}$ is HIGH and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is $\mathrm{HIGH}, \overline{\mathrm{CE}}_{1}$ is HIGH or $\mathrm{CE}_{2}$ is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH .
20. Order of the burst sequence is determined by the status of the MODE ( $0=$ Linear, $1=$ Interleaved). Burst operations are optional.

Switching Waveforms (continued)
Figure 4. NOP, STALL and DESELECT Cycles ${ }^{[21,22,23]}$

$\square / \Delta$ don't care undefined

Figure 5. ZZ Mode Timing ${ }^{[24,25]}$


## Notes

21. For this waveform $Z Z$ is tied LOW.
22. When $\overline{\mathrm{CE}}$ is LOW, $\overline{\mathrm{CE}}_{1}$ is LOW, $\mathrm{CE}_{2}$ is HIGH and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is $\mathrm{HIGH}, \overline{\mathrm{CE}}_{1}$ is HIGH or $\mathrm{CE}_{2}$ is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH .
23. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle. 24. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device.
24. DQs are in high $Z$ when exiting $Z Z$ sleep mode.

## Ordering Information

Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.
For a complete listing of all options, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products or contact your local sales representative.
Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

| Speed <br> $(\mathbf{M H z})$ | Ordering Code | Package <br> Diagram | Part and Package Type | Operating <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| 100 | CY7C1351G-100AXC | $51-85050$ | $100-$ pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ Pb-free | Commercial |
| 133 | CY7C1351G-133AXC | $51-85050$ | $100-$ pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ Pb-free |  |

## Ordering Code Definitions



## Package Diagrams

Figure 6. 100-pin TQFP ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A100RA Package Outline, 51-85050


NDTE:

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSIDN DIES NDT INCLUDE MDLD PROTRUSIDN/END FLASH MILD PROTRUSIIN/END FLASH SHALL NDT EXCEED 0.0098 in ( 0.25 mm ) PER SIDE BODY LENGTH DIMENSIDNS ARE MAX PLASTIC BLDY SIZE INCLUDING MDLD MISMATCH 3. DIMENSIINS IN MILLIMETERS

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| $\overline{\mathrm{CE}}$ | chip enable |
| $\overline{\mathrm{CEN}}$ | clock enable |
| EIA | electronics industries alliance |
| I/O | input/output |
| JEDEC | joint electron devices engineering council |
| NoBL | no bus latency |
| $\overline{\mathrm{OE}}$ | output enable |
| SRAM | static random access memory |
| TQFP | thin quad flat pack |
| TTL | transistor-transistor logic |
| $\overline{\text { WE }}$ | write enable |

## Document Conventions

Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| ns | nanosecond |
| $\%$ | percent |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

| Document Title: CY7C1351G, 4-Mbit (128 K $\times 36$ ) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture Document Number: 38-05513 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| ** | 224360 | See ECN | RKF | New data sheet. |
| *A | 276690 | See ECN | VBL | Deleted 66 MHz <br> Updated Ordering Information (Changed TQFP package in Ordering Information section to lead-free TQFP, added comment of availability of BG lead-free package). |
| *B | 333626 | See ECN | SYT | Updated Features (Removed 117 MHz frequency related information). <br> Updated Selection Guide (Removed 117 MHz frequency related information). Updated Pin Configurations (Modified Address Expansion balls in the pinouts for 100-pin TQFP and 119-ball BGA Packages as per JEDEC standards). Updated Pin Definitions. <br> Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Replaced "Snooze" with "Sleep")). <br> Updated Electrical Characteristics (Updated Test Conditions of $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ parameters, removed 117 MHz frequency related information). <br> Updated Truth Table (Replaced "Snooze" with "Sleep"). <br> Updated Thermal Resistance (Replaced values of $\Theta_{J A}$ and $\Theta_{\text {JC }}$ parameters from TBD to respective Thermal Values for all Packages). <br> Updated Switching Characteristics (Removed 117 MHz frequency related information). <br> Updated Ordering Information (By shading and unshading MPNs as per availability, changed the package name for 100-pin TQFP from A100RA to A101). |
| *C | 418633 | See ECN | RXU | Changed status from Preliminary to Final. <br> Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". <br> Updated Electrical Characteristics (Updated Note 10 (Modified test condition from $\mathrm{V}_{\mathrm{DDQ}}<\mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{\mathrm{DDQ}} \leq \mathrm{V}_{\mathrm{DD}}$ ), splitted $\mathrm{V}_{\mathrm{DDQ}}$ parameter into two rows (one for $3.3 \mathrm{~V} \mathrm{I/O}$, another for $2.5 \mathrm{VI} / \mathrm{O}$ ), <br> Updated Test Conditions of $\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ parameters <br> (Changed Typo in Test Condition of $\mathrm{V}_{\mathrm{OH}}$ parameter <br> from "for $3.3 \mathrm{~V} \mathrm{I/O}$ " to "for $3.3 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ " and <br> from "for $2.5 \mathrm{~V} \mathrm{I/O}$ " to "for $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ ", <br> changed Typo in Test Condition of $\mathrm{V}_{\mathrm{OL}}$ parameter <br> from "for $3.3 \mathrm{~V} \mathrm{I} / \mathrm{O}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ " to "for $3.3 \mathrm{~V} \mathrm{I} / \mathrm{O}, \mathrm{I}_{\mathrm{OH}}=8.0 \mathrm{~mA}$ " and from "for $2.5 \mathrm{~V} \mathrm{I/O}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}^{\prime}$ to "for $2.5 \mathrm{VI} / \mathrm{O}, \mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ "), updated Test Conditions of $\mathrm{V}_{\mathrm{IH}}$ parameter <br> (Changed Typo in Test Condition of $\mathrm{V}_{\mathrm{IH}}$ parameter <br> from "for $3.3 \mathrm{~V} \mathrm{I} / \mathrm{O}, \mathrm{I}_{\mathrm{OH}}=8.0 \mathrm{~mA}$ " to "for $3.3 \mathrm{~V} \mathrm{I} / \mathrm{O}$ " and from "for $2.5 \mathrm{~V} \mathrm{I} / \mathrm{O}, \mathrm{I}_{\mathrm{OH}}=1.0 \mathrm{~mA}$ " to "for $2.5 \mathrm{~V} \mathrm{I/O}$ "), <br> changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except $Z Z$ and MODE", <br> updated Test Conditions of $I_{X}$ parameter <br> (Changed Typo in Test Condition of $\mathrm{I}_{\mathrm{X}}$ parameter (Corresponding to Input Load Current except ZZ and MODE) from "for 3.3 V " to "GND $\leq \mathrm{V}_{1} \leq \mathrm{V}_{\text {DDQ }}$ ", changed Typo in Test Condition of $\mathrm{I}_{\mathrm{X}}$ parameter (Corresponding to Input Current of Mode) from "for $2.5 \mathrm{~V} \mathrm{I/O} \mathrm{and} \mathrm{"GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{DDQ}}$ " to Input $=\mathrm{V}_{\mathrm{SS}}$ and Input = VDD respectively), <br> updated Test Conditions of $I_{\text {SB4 }}$ parameter <br> (Changed Typo in Test Condition of $\mathrm{I}_{\mathrm{SB4}}$ parameter from " $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DDQ}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}$ " to " $\mathrm{V}_{I N} \geq \mathrm{V}_{I H}$ or $\mathrm{V}_{I N} \leq \mathrm{V}_{\text {IL }}$ ")). <br> Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Updated Package Diagrams (spec 51-85050 (changed revision from *A to *B)). |

CY7C1351G

Document History Page (continued)

| Document Title: CY7C1351G, 4-Mbit (128 K $\times 36$ ) Flow-Through SRAM with NoBL ${ }^{\text {TM }}$ Architecture Document Number: 38-05513 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Rev. | ECN No. | Issue Date | Orig. of Change | Description of Change |
| *D | 480124 | See ECN | VKN | Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $\mathrm{V}_{\mathrm{DDQ}}$ Relative to GND). <br> Updated Ordering Information (Updated part numbers). |
| *E | 2896584 | 03/20/2010 | NJY | Updated Ordering Information (Removed obsolete part numbers from Ordering Information table). <br> Updated Package Diagrams. |
| *F | 3033272 | 09/19/2010 | NJY | Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits and updated in new template. |
| *G | 3067198 | 10/20/2010 | NJY | Updated Ordering Information (Updated part numbers). |
| *H | 3096309 | 11/28/2010 | NJY | Updated Functional Description. |
| * | 3353119 | 08/24/2011 | PRIT | Updated Functional Description (Updated the Note as "For best practice recommendations, refer to SRAM System Guidelines."). <br> Updated Package Diagrams (spec 51-85050 (changed revision from *C to *D)). |
| *J | 3616656 | 05/14/2012 | PRIT | Updated Features (Removed 119-ball BGA package related information). Updated Functional Description (Removed the Note "For best practice recommendations, refer to SRAM System Guidelines." and its reference). Updated Pin Configurations (Removed 119-ball BGA package related information). <br> Updated Operating Range (Removed Industrial Temperature Range). Updated Capacitance (Removed 119-ball BGA package related information). Updated Thermal Resistance (Removed 119-ball BGA package related information). <br> Updated Package Diagrams (Removed 119-ball BGA package related information (spec 51-85115)). |
| *K | 3767562 | 10/05/2012 | PRIT | No technical updates. Completing sunset review. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| cypress.com/go/plc |  |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |




 application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),


 the express written permission of Cypress.



 assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    9. Overshoot: $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}<\mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$ (Pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ), undershoot: $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}>-2 \mathrm{~V}$ (Pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ).
    10. $\mathrm{T}_{\text {Power-up: }}$ Assumes a linear ramp from 0 V to $\mathrm{V}_{\mathrm{DD} \text { (min.) }}$ within 200 ms . During this time $\mathrm{V}_{\mathrm{IH}}<\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDQ}} \leq \mathrm{V}_{\mathrm{DD}}$

[^1]:    Notes
    12. Timing reference level is 1.5 V when $\mathrm{V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ and is 1.25 V when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$.
    13. Test conditions shown in (a) of Figure 2 on page 11, unless otherwise noted.
    14. This part has a voltage regulator internally; $t_{P O W E R}$ is the time that the power needs to be supplied above $V_{D D(m i n i m u m)}$ initially before a read or write operation can be initiated.
    15. $\mathrm{t}_{\mathrm{CHZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OELZ}}$, and $\mathrm{t}_{\mathrm{OEHZ}}$ are specified with AC test conditions shown in part (b) of Figure 2 on page 11 . Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage. 16. At any given voltage and temperature, $\mathrm{t}_{\mathrm{OEHZ}}$ is less than $\mathrm{t}_{\mathrm{OELZ}}$ and $\mathrm{t}_{\mathrm{CHZ}}$ is less than $\mathrm{t}_{\mathrm{CLZ}}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve tristate prior to low $Z$ under the same system conditions.
    17. This parameter is sampled and not $100 \%$ tested.

