INSTRUMENTS Data sheet acquired from Harris Semiconductor SCHS070A – Revised March 2002

CMOS Dual 4-Bit Latch

High-Voltage Types (20-Volt Rating)

■ CD4508B dual 4-bit latch contains two identical 4-bit latches with separate STROBE, RESET, and OUTPUT DISABLE controls. With the STROBE line in the high state, the data on the "D" inputs appear at the corresponding "Q" outputs provided the DISABLE line is in the low state. Changing the STROBE line to the low state locks the data into the latch. A high on the reset line forces the outputs to a low level regardless of the state of the STROBE input. The outputs are forced to the high-impedance state for bus line applications by a high level on the DISABLE input.

The CD4508B types are supplied in the 24-lead dual-in-line ceramic packages (D and F suffixes), 24-lead dual-in-line plastic packages (E suffix), 24-lead small-outline package (NSR suffix), and in chip form (H suffix).

The CD4508B is similar to industry type MC14508.

Μ/	AXIMUM RATINGS, Absolute-Maximum Values:	
D	C SUPPLY-VOLTAGE RANGE, (VDD)	
	Voltages referenced to V _{SS} Terminal)	
IN	PUT VOLTAGE RANGE, ALL INPUTS	
D	C INPUT CURRENT, ANY ONE INPUT	±10mA
PC	OWER DISSIPATION PER PACKAGE (PD):	
	For T _A = -55°C to +100°C	
	For T _A = +100°C to +125°C	. Derate Linearity at 12mW/ ⁰ C to 200mW
Dŧ	EVICE DISSIPATION PER OUTPUT TRANSISTOR	
	FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Packag	je Types)
O	PERATING-TEMPERATURE RANGE (TA)	
ST	TORAGE TEMPERATURE RANGE (Tstg)	
	EAD TEMPERATURE (DURING SOLDERING):	
	At distance 1/16 \pm 1/32 inch (1.59 \pm 0.79mm) from case for 10s	max +265°C

RECOMMENDED OPERATING CONDITIONS at TA = 25^{\circ}C, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:


	VDD	LIN			
CHARACTERISTIC	(V)	Min.	Max.		
Supply-Voltage Range (For TA = Full Package- Temperature Range)		3	18	v	
	5	200	-		
set Pulse Width, tw(R)	10	140	-		
	15	100	-		
	5	140	-	1	
trobe Pulse Width, tW(st)	10	80	-		
	15	70	-		
	5	50	-	- ns	
Setup Time, t _{SU}	10	30	- 1		
	so 16 36 – 15 20 –				
	5	0	-		
old Time, t _H	10	0	-		
	15	0	-		


Features:

- Two independent 4-bit latches
- Individual master reset for each 4-bit latch
- 3-state outputs with high-impedance state for bus line applications
- Medium-speed operation: tpHL = tpLH = 70 ns (typ.) at V_{DD} = 10 V and C_L = 50 pF
- 100% tested for quiescent current at 20 V
- 5-V, 10-V, and 15-V parametric ratings
- Standardized, symmetrical output characteristics
- Maximum input current of 1 μA at 18 V over full package-temperature range; 100 nA at 18 V and 25^OC
- Noise margin (full package-temperature range) =
 - 1 V at V_{DD} = 5 V
 - 2 V at V_{DD} = 10 V
 - 2.5 V at VDD = 15 V
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Buffer storage
- Holding registers
- Data storage and multiplexing





3

COMMERCIAL CMOS HIGH VOLTAGE ICs




Fig.3 - Minimum output low (sink) current characteristics.





Fig.4 — Typical output high (source) current characteristics.


Copyright © 2002, Texas Instruments Incorporated


CD4508B Types

STATIC ELECTRICAL CHARACTERISTICS


CHARACTER-	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)							
ISTIC	Vo (V)	VIN (V)	VDD	n an Alain an Alain an Alain an Alain. An				+25			UNIT
				-55	-40	+85	+125	Min.	Typ.	Max.	
Quiescent Device		0,5	5	5	5	150	150	+	0.04	5	
Current,		0,10	10	10	10	300	300	-	0.04	10	
IDD Max.	-	0,15	15	20	20	600	600	. — · ,	0.04	20	μA
×		.0,20	20	. 100	100	3000	3000	— ⁻ .	0.08	100	
Output Low	0.4	0,5	- 5	0.64	0,61	0.42	0.36	0.51	5.1.55		·
(Sink) Current	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	· _	-
IOL Min.	1.5	0,15	15	4.2	4	2.8	2.4	34	6.8	-	100.2
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	_	mA
(Source)	2.5	0,5	- 5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		
IOH Min.	13.5	0,15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8		1995 B
Output Voltage:	1	0,5	5	0.05				1 <u>14</u> - 1	· · • • • • •	0,05	S 1
Low-Level,	-	0,10	10	0.05					0	0.05	isi i
VOL Max.	-	0,15	15	0.05				_	0	0.05	v
Output Voltage:		0,5	5	4.95			4.95	5	-	v	
High-Level,	_	0,10	10	9.95			9.95	10	-		
-VOH Min.		0,15	15	14.95			14.95	15			
Input Low	0.5, 4.5	- 1	5	1.5			_	-	1.5	··· .	
Voltage,	1, 9		10			3			· · · · · · · ·	3	6×4
VIL Max.	1.5,13.5	-	15		4			_		4	.,
Input High	0.5, 4.5	-	5	3.5			3.5		—	V	
Voltage,	1,9		10	7			7	-	-		
VIH Min.	1.5,13.5	$\sim \simeq 1$	15	11				11	-	-	
Input Current IIN Max.	_	0,18	18	±0,1	±0.1	±1	±1	4	±10 ⁻⁵	±0.1	μA
3-State Output Leakage Gurrent IOUT Max.	0,18	0,18	18	±0.4	±0.4	±12	±12	-	±10-4	±0.4	μA
3 ∛\							ICAL LATC	ਜ – – ⊻ਾਾ			










DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25°C; Input t_r, t_f = 20 ns, C_L = 50 pF, R_L = 200 k Ω , unless otherwise specified.



CD4508B Types







are derived from the basic inch dimensions as in-dicated. Grid graduations are in mils (10^{-3} inch).

Chip dimensions and pad layout for CD4508B.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated