Am25LS2520

Octal D-Type Flip-Flop with Clear, Clock Enable and Three-State Control

DISTINCTIVE CHARACTERISTICS

- · Buffered common clock enable input
- · Buffered common asynchronous clear input
- Three-state outputs

- 8-bit, high-speed parallel register with positive edgetriggered, D-type flip-flops
- Am25LS Family offers improved sink current, source current and noise margin

GENERAL DESCRIPTION

The Am25LS2520 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.


When the clear input is LOW, the internal flip-flops of the register are reset to logic 0 (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.

When the three-state output enable (\overline{OE}) input is LOW, the Y outputs are enabled and appear as normal TTL outputs.

When the output enable (\overline{OE}) input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input (E) is used to selectively load data into the register. When the E input is HIGH, the register will retain its current data. When the E is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.

This device is packaged in a space-saving (0.4-inch row spacing) 22-pin package and in a 24-pin flatpack.




RELATED PRODUCTS

Part No.	Description
Am25S18	Quad D Register
Am2920	Octal D-Type Flip-flop
Am2954/5	Octal D Registers

03698B

9-101

Refer to Page 13-1 for Essential Information on Military Devices



03698B Refer to Page 13-1 for Essential Information on Military Devices

9-102

PIN DESCRIPTION 1/0 Description Name Pin No. The D flip-flop data inputs. Di When the clear input is LOW, the Qi outputs are LOW, regardless of the other inputs. When the clear input is HIGH, CLR data can be entered into the register. Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. 11 CP The register three-state outputs. 0 Y_i Clock Enable. When the clock enable is LOW, data on the Q_i output is transferred to the Q_i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q_i outputs do not change state, regardless of the data or clock 21 input transitions. Output Control. When the $\overline{\text{OE}}$ input is HIGH, the Y_i outputs are in the high impedance state. When the $\overline{\text{OE}}$ input is LOW, the TRUE register data is present at the Y_i outputs. ŌĒ 20

FUNCTION TABLE

	Inputs					Internal	Outputs	
Function	ŌĒ	CLR	Ē	Dį	СР	Qį	Yi	
Hi-Z	Н	X	х	х	×	Х	Z	
Clear	H	L	X	X	X	L	Z L	
Hold	H	H	Н	X	X	NC NC	Z NC	
Load	HHLL	H H H H		L H L	† † †	L H L	Z Z L H	

H = HIGH

t = LOW-to-HIGH Transition

L = LOW NC = No change X = Don't Care Z = High-Impedance

Refer to Page 13-1 for Essential Information on Military Devices

9-104

Refer to Page 13-1 for Essential Information on Military Devices

03698B

Storage Temperature65°C to +150°C (Ambient) Temperature Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs 30mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those lin	nits over which the function-
ality of the device is quaranteed	d .

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
		MIL, I _{OH} ≃ − 1.0mA		2.4	3.4		V-15-	
Vон	Output HIGH Voltage	V _{CC} = MiN V _{IN} = V _{IH} or V _{IL}	VIL COM'L, IOH = -2.6mA		2.4	3.4		Volts
		V _{CC} = MIN	lo: = 4.0 mA				0.4	
VOL	Output LOW Voltage	V _{IN} = V _{IH} or V _{IL} I _{OL} = 8.0mA				0.45	Volts	
VIH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs			2.0			Volts
		Consented input to	aginal LOW	MIL			0.7	.,,,,,
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs.		COM'L			0.8	Volts
Vı	Input Clamp Voltage	VCC = MIN, I _{IN} = -18mA					-1.5	Volts
I _{IL}	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4V					-0.36	mA
hн	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V					20	μА
lı	Input HIGH Current	V _{CC} = MAX, V _{IN} =	7.0V				0.1	mA
	+		V _O = 0.4	V			-20	
lo	Off-State (High-Impedance) Output Current	V _{CC} = MAX				20	μΑ	
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			-15		-85	mA
lcc	Power Supply Current (Note 4)	V _{CC} = MAX				24	37	mA

03698B

^{1.} Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
4. All outputs open, E = GND, Di inputs = CLR = OE = 4.5V. Apply momentary ground, then 4.5V to clock input.

SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters	Description		Test Conditions	Min	Тур	Max	Units
tPLH	Clock to Y; (OE LOW)				18	27	ns
t _{PHL}					24	36	
t _{PHL}	Clear to Y		1		22 3	35	ns ns
ts	Data (D _i)		i i	10			
th	Data (Di)		1	10	3		ns
t _s Enable (E)	†	Active	1	15	10		ns
	Enable (E)	Inactive	C _L = 15pF	20	12		
th	Enable (E)		$R_L = 2.0k\Omega$	0	0		ns
ts	Clear Recovery (In-Active) to Clock		1 -	11	7		ns
t _w Clock	 	HIGH	1	20	14		ns
	Clock	LOW		25	13		
t _{pw}	Clear		1 Γ	20	13		ns
tzh	OE to Yi				9	13	
tzL					14	21	ns
¹HZ	ŌĒ to Yi		C _L = 5.0pF		20	30	
tız			$R_L = 2.0k\Omega$		24	36	ns
fmax	Maximum Clock Frequency (Note 1)		<u> </u>		40		MHz


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

Parameters	Description		Test Conditions	COMMERCIAL		MILITARY		
				Am25l	LS2520	Am25LS2520		
				Min	Max	Min	Max	Units
tpLH	Clock to Y _i (OE LOW)				33		39	ns
t _{PHL}					45		54	
t _{PHL}					43		51	ns
ts	Data (Di)			12		15		ns
th	Data (Di)			12		15		ns
t _s Enable (E)		Active	7 [17		20		
	Inactive	C _L = 50pF	20		23		ns	
th	Enable (Ē)		R _L = 2.0kΩ	0		0		ns
ts	Clear Recovery (In-Active) to Clock			13		15		ns
		HIGH		25		30		
t _{pw}	Clock	LOW		30		35		ns
t _{pw}	Clear			22		25		ns
tzn	ŌĒ to Yi				19		25	ns
tzL					30		39	115
thz	OE to Yi		C _L = 5.0pF		35		40	ns
tLZ			$R_L = 2.0k\Omega$		39		42	113
f _{max}	Maximum Clor (Note 1)	ck Frequency		25		20		MHz

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

Am25LS2520 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

03698B

Refer to Page 13-1 for Essential Information on Military Devices