

MOS INTEGRATED CIRCUIT $\mu PD23C32082L$

32M-BIT MASK PROGRAMMABLE ROM 2M-WORD BY 16-BIT (WORD MODE) / 1M-WORD BY 32-BIT (DOUBLE WORD MODE) PAGE ACCESS MODE

Description

The μ PD23C32082L is a 33,554,432 bits mask-programmable ROM. The word organization is selectable (WORD mode : 2,097,152 words by 16 bits, DOUBLE WORD mode : 1,048,576 words by 32 bits).

The active levels of OE (Output Enable Input) can be selected with mask-option.

The μ PD23C32082L are packed in 70-pin plastic SSOP.

Features

· Word organization

2,097,152 words by 16 bits (WORD mode)

1,048,576 words by 32 bits (DOUBLE WORD mode)

• Page access mode

DOUBLE WORD mode: 8 double words random page access

WORD mode: 16 words random page access

Operating supply voltage: 3.3 V ± 0.3 V

Operating supply voltage	Access time / Page access time	Power supply current	Standby current
Vcc	ns (MAX.)	(Active mode)	(CMOS level input)
		mA (MAX.)	μA (MAX.)
$3.3~\text{V}\pm0.3~\text{V}$	100 / 30	80	30

★ Ordering Information

Part number	Package		
μPD23C32082LG7-xxx	70-pin Plastic SSOP (500 mil)		


(xxx: ROM code suffix No.)

The information in this document is subject to change without notice.

★ Pin Configuration (Marking Side)

/XXX indicates active low signal.

70-pin Plastic SSOP (500 mil) [μ PD23C32082LG7]



Pin Name

A0 - A19 : Address Inputs O0 - O15, O16 - O30 : Data Outputs

O31, A-1 : Data 31 Output (DOUBLE WORD mode),

LSB Address Input (WORD mode)

DW, /W : Mode Select
/CE : Chip Enable
/OE, OE : Output Enable
Vcc : Supply Voltage

GND : Ground

NC No Connection
DC : No Connection


Note Some signals can be applied because this pin is not connected to the inside of the chip.



Input / Output Pin Functions

Pin name	Input / Output	Function
DW, /W	Input	The pin for switching DOUBLE WORD mode and WORD mode. High level: DOUBLE WORD mode (1M words by 32 bits) Low level: WORD mode (2M words by 16 bits)
A0 to A19 (Address inputs)	Output	Address bus. A0 to A19 are used differently in the DOUBLE WORD mode and the WORD mode. DOUBLE WORD mode (1M words by 32 bits) A0 to A19 are used as 20 bits address signals. WORD mode (2M words by 16 bits) A0 to A19 are used as the upper 20 bits of total 21 bits of address signal. (The least significant bit (A-1) is combined to O31.)
O0 to O15, O16 to O30 (Data output)	Output	Output data bus. O0 to O15, O16 to O30 are used differently in the DOUBLE WORD mode and the WORD mode. DOUBLE WORD mode (1M words by 32 bits) The lower 31 bits of 32 bits data outputs to O0 to O30. (The most significant bit (O31) combined to A–1.) WORD mode (2M words by 16 bits) 16 bits data outputs to O0 to O15 and also O16 to O30 is high impedance.
O31, A-1 (Data output 31, LSB address input)	Input, Output	O31, A–1 are used differently in the DOUBLE WORD mode and the WORD mode. DOUBLE WORD mode (1M words by 32 bits) The most significant output data bus (O31). WORD mode (2M words by 16 bits) The least significant address bus (A–1).
/CE (Chip Enable)	Input	Chip activating signal. When the OE is active, output states are following. High level: High impedance Low level: Data out
/OE, OE, DC (Output Enable)	Input	Output enable signal. The active level of OE is mask option. The active level of OE can be selected from high active, low active and Don't care at order. Supply voltage
GND NC		Not internally connected (the signal can be connected).

Block Diagram





Mask Option

The active levels of output enable pin (/OE, OE, DC) are mask programmable and optional, and can be selected from among "0", "1", "×" shown in the table below.

Option	/OE, OE, DC	OE active level
0	/OE	L
1	OE	Н
×	DC	Don't care

Operation modes for each option are shown in the tables below.

Operation mode (Option: 0)

/CE	/OE	Mode	Output state
L	L	Active	Data out
	Н		High impedance
Н	H or L	Standby	High impedance

Operation mode (Option: 1)

/CE	/OE	Mode	Output state
L	L	Active	High impedance
	Н		Data out
Н	H or L	Standby	High impedance

Operation mode (Option : x)

/CE	DC	Mode	Output state
L	H or L	Active	Data out
Н	H or L	Standby	High impedance

Remark L: Low level input

H: High level input



Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vcc		-0.3 to +4.6	٧
Input voltage	VI		-0.3 to Vcc + 0.3	V
Output voltage	Vo		-0.3 to Vcc + 0.3	V
Operating ambient temperature	TA		-10 to +70	°C
Storage temperature	T _{stg}		-65 to +150	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Capacitance (T_A = 25 °C)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Сı	f = 1 MHz			10	pF
Output capacitance	Со				12	pF

DC Characteristics (TA = -10 to +70 °C, Vcc = 3.3 V \pm 0.3 V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
High level input voltage	ViH		2.0		Vcc + 0.3	V
Low level input voltage	VIL		-0.3		+0.8	٧
High level output voltage	Vон	$I_{OH} = -400 \ \mu A$	2.4			V
Low level output voltage	Vol	IoL = 2.1 mA			0.4	V
Input leakage current	lu	Vi = 0 V to Vcc	-10		+10	μΑ
Output leakage current	ILO	Vo = 0 V to Vcc, Chip deselected	-10		+10	μΑ
Power supply current	Icc1	/CE = V _{IL} (Active mode), Io = 0 mA			80	mA
Standby current	Icc2	/CE = Vін (Standby mode)			1.5	mA
	Іссз	/CE = Vcc - 0.2 V (Standby mode)			30	μΑ


AC Characteristics (TA = -10 to +70 °C, Vcc = 3.3 V \pm 0.3 V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Address access time	tacc				100	ns
Page access time	t PAC				30	ns
Chip enable access time	tce				100	ns
Output enable access time	toe				30	ns
Output hold time	tон		0			ns
Output disable time	t DF		0		25	ns
DOUBLE WORD, WORD access time	t csw				100	ns


Remark toF is the time from inactivation of /CE or /OE, OE to high-impedance state output.

AC Test Conditions

Input Waveform (Rise / Fall Time ≤ 5 ns)



Output Waveform




Output Load

1 TTL + 100 pF




Read Cycle Timing Chart 1



- Notes 1. During DOUBLE WORD mode, A-1 is O31.
 - 2. tDF is specified when one of /CE, /OE, OE is inactivated.
 - 3. During WORD mode, O16 to O30 are high impedance and O31 is A-1.

Read Cycle Timing Chart 2 (Page Access Mode)



Notes 1. During DOUBLE WORD mode, A-1 is O31.


- 2. tor is specified when one of /CE, /OE, OE is inactivated.
- 3. During WORD mode, O16 to O30 are high impedance and O31 is A-1.
- 4. The definitions of page access time is as follows.

Page access time	Upper address (A3 to A19)	/CE input condition	/OE, OE input condition
	inputs condition		
t PAC	Before tacc — tpac	Before tce — tpac	Before stabilizing of page
			address (A-1, A0, A1, A2)

 μ PD23C32082L




DOUBLE WORD Mode, /WORD Mode Switching Timing Chart



Remark /OE, OE and /CE : Active

★ Package Drawing

70 PIN PLASTIC SHRINK SOP (500 mil)



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material conditions.

ITEM	MILLIMETERS	INCHES
Α	28.87 MAX.	1.137
Α'	28.57±0.1	$1.125^{+0.004}_{-0.005}$
В	0.89 MAX.	0.035
С	0.8 (T.P.)	0.031 (T.P.)
D	$0.32^{+0.08}_{-0.07}$	$0.013^{+0.003}_{-0.004}$
Е	0.1±0.05	0.004±0.002
F	3.0 MAX.	0.119 MAX.
G	2.7±0.15	$0.106^{+0.007}_{-0.006}$
Н	15.9±0.3	0.626±0.012
I	12.7±0.1	0.500±0.004
J	1.6±0.2	0.063±0.008
K	$0.22^{+0.025}_{-0.015}$	0.009±0.001
L	0.8	0.031
М	0.10	0.004
N	0.10	0.004
Р	3°+5° -3°	3°+5° -3°
R	0.25	0.010
S	0.88±0.15	0.035+0.006

P70G7-80-500A



Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the μ PD23C32082L.

★ Types of Surface Mount Device

 $\mu\text{PD23C32082LG7}$: 70-pin plastic SSOP (500 mil)

[MEMO]

NOTES FOR CMOS DEVICES -

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed imme-diately after power-on for devices having reset function.

NEC μ PD23C32082L

[MEMO]

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5