

SANYO Semiconductors DATA SHEET

CMOS IC

LC78605E - Compact Disc Player DSP with Built-in Microcontroller

Overview

The LC78605E CMOS IC implements the signal processing, servo control, LCD display, button state acquisition, and remote controller handling required by compact disc players without requiring a separate microcontroller. It provides the following basic functions: demodulation of the EFM signal from the optical pickup, deinterleaving, error detection and correction, 8× oversampling audio filters, D/A converter (with built-in analog low-pass filter), LCD display drivers, key acquisition (A/D) and control processing, and automatic discrimination and playback of CD-RW discs. Thus the LC78604E is ideal for implementing low-end CD players that support playback of CD-RW discs.

The LC78604E also provides a radio tuner frequency display function, and allows digital display of the selected frequency in manual tuning CD radio/cassette players.

Functions

- Implements the CD play/pause, stop, track selection, fast forward/fast rewind, repeat 1/repeat all, program setup/play/clear for up to 30 tracks, and shuffle play functions controlled from CD player buttons.
- <Signal-Processing Block>
- The signal-processing block applies slicing at the correct level to the input HF signal, and converts that signal to an EFM signal. At the same time it generates a PLL clock signal with an average frequency of 4.3218MHz by comparing the phase with that of the internal VCO.
- A reference clock signal and all necessary timings can be generated using an external 16.9344MHz crystal.
- The disc motor speed is controlled by a frame phase difference signal created from the playback clock and the reference clock.
- Performs frame sync signal detection, protection, and interpolation to assure stable data readout.
- Demodulates the EFM signal and converts the result to 8-bit symbol data.
- Separates the subcode data from the EFM signal and outputs that data to the internal control processing block.
- After applying a CRC check to the subcode Q data, outputs that data to the internal control processing block.
- Buffers the demodulated EFM signal in internal RAM and compensates for up to ±4 frames of jitter due to fluctuations in the disc speed.
- Applies unscrambling and deinterleaving to the demodulated EFM signal in the stipulated order.
- Performs error detection, correction, and flag processing (C1: double, C2: double).
- Sets the C2 flags according to the C1 flags and the C2 check and applies interpolation and previous value hold processing to the output signal according to the C2 flags. This interpolation circuit implements 2-value interpolation. A previous value hold operation is applied if the C2 flags indicate errors for over 2 consecutive samples.
- The internal control processing block controls the track jump, focus start, disc motor start/stop, muting on/off, track count, and other operations.
 - Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
 - SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

- Uses 8× oversampling digital filters to produce output data with improved continuity for the D/A converter.
- Built-in third-order noise shaper $\Delta \Sigma$ D/A converter and built-in analog low-pass filters
- Digital deemphasis function
- · Zero cross muting
- · Automatic discrimination and playback of CD-RW discs
- <Display Block>
- Built-in LCD display driver supports 7-segment 3-digit plus symbol displays
- · Monitor display for the play, program, repeat, random, and tuner functions
- <Control Processing Block>
- A/D based key acquisition for play/pause, stop, forward scan, backward scan, repeat, program, and random functions.

Features

- 64-pin QIP
- Supply voltage: 3.3V single source

Specifications

Absolute Maximum Ratings at Ta=25°C, V_{SS}=0V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		$V_{SS} - 0.3$ to $V_{SS} + 4.0$	V
Input voltage	V _{IN}		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Output voltage	V _{OUT}		$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Allowable power dissipation	Pdmax		300	mW
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-40 to +125	°C

Allowable Operating Ranges at Ta=-20 to +75°C, $V_{DD}=3.0V$ to 3.6V, $V_{SS}=0V$

Parameter	Symbol	Pin name	Conditions	Ratings			Unit
Farameter	Symbol	Fill flaffle	Conditions	min	typ	max	Offic
Supply voltage	V _{DD}	$DV_DD, XV_DD, LRV_DD, AV_DD$		3.0		3.6	V
	V _{IH} (1)	DRF, DEFI		0.7V _{DD}		V_{DD}	V
		HFL, TES, FMAMB, REMOTE,					
Input high-level voltage	V _{IH} (2)	PUIN, CLOSE, CDRESB,		0.8V _{DD}		V_{DD}	V
		TUNERESB, MONI1 to 3					
	V _{IH} (3)	EFMI		0.6V _{DD}		V_{DD}	V
	V _{IL} (1)	DRF, DEFI		0		0.3V _{DD}	V
		HFL, TES, MODE, FMAMB,					
Input low-level voltage	V _{IL} (2)	REMOTE, PUIN, CLOSE,		0		0.2V _{DD}	V
		CDRESB, TUNERESB, MONI1 to 3					
	V _{IL} (3)	EFMIN		0		0.4V _{DD}	V
	V _{IN} (1)	EFMIN	Slice level control	0.66			Vp-p
legat level	V _{IN} (2)	XIN16M, XIN32K	Capacitor coupled input	1.0			Vp-p
Input level	V _{IN} (3)	Input amplitude applied to the coupling capacitor connected to the TUNERIN pin	* Conditions 1 * Conditions 2	0.05			Vrms
	Fop	EFMIN				10	MHz
Operating frequency range	Fam	TUNERIN	FMAMB="L"	0.5		5	MHz
	Ffm	TUNERIN	FMAMB="H"	50		120	MHz
Crystal oscillator frequency	FX16	XIN16M, XOUT16M			16.9344		MHz
Crystal oscillator frequency	FX32	XIN32K, XOUT32K			32.768		kHz

^{*} Conditions 1: The coupling capacitor must be located as close as possible to the TUNERIN pin.


^{*} Conditions 2: Coupling capacitor: 100pF ±20 pF

Electrical Characteristics at Ta=–20 to +75°C, V_{DD} =3.0V to 3.6V, V_{SS} =0V

Parameter	Symbol	Pin name	Conditions	Ratings			Unit
Faiailletei	3,111231	Tirrianic	Conditions	min	typ	max	Offic
Current drain	I _{DD}	DV _{DD} , XV _{DD} , LRV _{DD} , AV _{DD}			20	30	mA
Input high-level current	l _{IH} (1)	DRF, DEFI, HFL, TES, FMAMB, REMOTE, PUIN, CLOSE, CDRESB, TUNERSB, EFMIN, TUNERIN	V _{IN} =V _{DD}			5	μΑ
	I _{IH} (2)	MONI1 to 3	V _{IN} =V _{DD}			100	μΑ
Input low-level current	I _{IL} (1)	DRF, DEFI, HFL, TES, FMAMB, REMOTE, CDRESB, TUNERSB, MONI1 to 3, MODE, EFMIN, TUNERIN	V _{IN} =0V	-5			μΑ
	I _{IL} (2)	PUIN, CLOSE	V _{IN} =0V	-100			μΑ
	V _{OH} (1)	CLK, RWB, RWC, COIN, CQCKB, DEFINT, TOFF, TGL, AMUTEB, DMUTEB	I _{OH} =–1mA	V _{DD} -0.4			V
Output high-level voltage	V _{OH} (2)	CLVO, JPO, SL+, SL-, MONI1 to 3	I _{OH} =-2mA	V _{DD} -0.4			V
	V _{OH} (3)	SEG1 to SEG7	I _{OH} =-0.01mA	V _{DD} -0.5			V
	V _{OH} (4)	COM1 to COM4	I _{OH} =-0.01mA	V _{DD} -0.5			V
	V _{OL} (1)	CLK, RWB, RWC, COIN, CQCKB, DEFINT, TOFF, TGL, AMUTEB, DMUTEB	I _{OL} =1mA			0.4	V
Output low-level voltage	V _{OL} (2)	CLVO, JPO, SL+, SL-, MONI1 to 3	I _{OL} =2mA			0.4	V
	V _{OL} (3)	SEG1 to SEG7	I _{OL} =0.01mA			0.5	V
	V _{OL} (4)	COM1 to COM4	I _{OL} =0.01mA			0.5	V
Output off leakage current	IOFF	PDO, CLVO, JPO	In the high-impedance output state	-5		+5	μΑ
Pull-up resistance	Pull-up resistance RPU PUIN, CLOSE				80		kΩ
Pull-down resistance	RDW	MONI1 to 3			80		kΩ
Charge numn output ourrest	IPDOH	PDO	ISET=100kΩ	80	100	120	μΑ
Charge pump output current	IPDOL	PDO	19E1=100K7	-120	-100	-80	μΑ

Package Dimensions

unit : mm 3159A




1-Bit D/A Converter Block Analog Characteristics at Ta=25°C, V_{DD} =3.3V, V_{SS} =0V


Doromotor	Cumbal	Din name	ame Conditions	Ratings			Unit
Parameter	Symbol	Pin name	Conditions	min	typ	max	Offic
			With a 1kHz, 0dB signal input				
Total harmonic distortion	THD+N	LCHO, RCHO	With the 20kHz low-pass filter		0.025	0.04	%
			(built into the AD725D) used				
			With a 1kHz, -60dB signal input				
Dynamic range	DR	LCHO, RCHO	With the 20kHz low-pass and A	85	87		dB
			filters (built into the AD725D) used				
			With a 1kHz, 0dB signal input				
Signal-to-noise ratio	S/N	LCHO, RCHO	With the 20kHz low-pass and A	88	90		dB
			filters (built into the AD725D) used				
			With a 1kHz, 0dB signal input				
Crosstalk	СТ	LCHO, RCHO	With the 20kHz low-pass filter	80	82		dB
			(built into the AD725D) used				

^{*:} Measured in normal playback mode in the Sanyo 1-bit D/A converter reference circuit.


1-bit D/A converter output block reference circuit



Pin Assignment



Equivalent Block Diagram



Pin Functions


Pin No. Pin Name I/O Function 1 EFMI I EFM signal input 2 DRF I DRF signal input 3 DEFI I Defect detection signal (DEF) input (Must be connected to ground if unused.) 4 CLK O ASP system clock output (132.3kHz [16.9344MHz/128]) RW support control signal 5 RWB O Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played 6 RWC O Command write control signal output 7 COIN O Command data signal output 8 CQCKB O Command data transfer clock signal output	Pin state when CDRESB is low — — — Clock output Low-level output	Pin state when TUNERESB is low — — — Undefined	
2 DRF I DRF signal input 3 DEFI I Defect detection signal (DEF) input (Must be connected to ground if unused.) 4 CLK O ASP system clock output (132.3kHz [16.9344MHz/128]) RW support control signal 5 RWB O Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played 6 RWC O Command write control signal output 7 COIN O Command data signal output	— — — — Clock output	_ _ _	
2 DRF I DRF signal input 3 DEFI I Defect detection signal (DEF) input (Must be connected to ground if unused.) 4 CLK O ASP system clock output (132.3kHz [16.9344MHz/128]) RW support control signal 5 RWB O Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played 6 RWC O Command write control signal output 7 COIN O Command data signal output	Clock output	— — Undefined	
3 DEFI I Defect detection signal (DEF) input (Must be connected to ground if unused.) 4 CLK O ASP system clock output (132.3kHz [16.9344MHz/128]) RW support control signal Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played RWC O Command write control signal output COIN O Command data signal output	·	— Undefined	
Must be connected to ground if unused.) 4	·	— Undefined	
4 CLK O ASP system clock output (132.3kHz [16.9344MHz/128]) RW support control signal Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played RWC O Command write control signal output COIN O Command data signal output	·	Undefined	
RW support control signal Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played RWC O Command write control signal output COIN O Command data signal output	·	01140111104	
5 RWB O Low-level output: Indicates that a CD-RW disc is being played High-level output: Indicates that a CD-DA/R disc is being played 6 RWC O Command write control signal output 7 COIN O Command data signal output	Low-level output	I .	
High-level output: Indicates that a CD-DA/R disc is being played 6 RWC O Command write control signal output 7 COIN O Command data signal output		Undefined	
7 COIN O Command data signal output			
ů i	Low-level output	Undefined	
8 CQCKB O Command data transfer clock signal output	High-level output	Undefined	
The state of the s	High-level output	Undefined	
Sync signal detection output monitor			
9 FSEQ O A high level is output when the sync signal detected from the EFM signal	Low-level output	Undefined	
matches the internally generated sync signal.			
Spindle motor control signal output			
10 CLVO O Low-level output: Decelerate	High-impedance	Undefined	
High-level output: Accelerate	output	Oridenned	
High-impedance output: Neither accelerate nor decelerate			
11 HFL I Track detection signal input (Schmitt trigger input)		_	
Track jump control signal output			
Low-level output: When moving away from the center: decelerate			
12 JPO O When moving towards the center: accelerate	High-impedance	Undefined	
High-level output: When moving away from the center: accelerate	output		
When moving towards the center: decelerate			
High-impedance output: Neither accelerate nor decelerate			
13 TES I Tracking error signal input (Schmitt trigger input)		_	
Tracking off signal output	High-impedance		
14 TOFF O Low-level output: Tracking on	output	Undefined	
High-level output: Tracking off			
15 TGL O Tracking gain switching signal output	Undefined	Undefined	
Low-level output: Gain increase			
DVSS — Digital system ground. This pin must be connected to the 0V level. DVDD — Digital system power supply		_	
17 DVDD — Digital system power supply 18 SL+ O	L ow lovel output	Undefined	
19 SL- O Sled feed signal outputs	Low-level output	Undefined	
Driver muting control signal output	Low-level output	Oridenned	
20 DMUTEB O Low-level output: When the driver is muted	Low-level output	Undefined	
Audio muting control signal output		Undefined	
21 AMUTEB O Low in audio mute mode	Low-level output		
Operating mode selection			
22 MODE I This pin must be connected to the 0V level.	_	_	
23 LCHO O D/A converter left channel signal output	Undefined	Undefined	
24 LRVDD — D/A converter power supply		_	
25 LRVSS — D/A converter ground. This pin must be connected to the 0V level.		_	
26 RCHO O D/A converter right channel signal output	Undefined	Undefined	
27 XVSS — Digital system ground. This pin must be connected to the 0V level.	_	_	
28 XOUT16M O Connections for a 16.9344MHz crystal oscillator element.	Clock output	Undefined	
29 XIN16M I (Oscillation is stopped when TUNERESP is high.)			
30 XVDD — Digital system power supply	_	_	
31 XOUT32K O Connections for a 32.768kHz crystal oscillator element.	Undefined	Clock output	
32 XIN32K I (Oscillation is stopped when CDRESB is high.)	_	_	
33 COM4 O Common driver output (4)	High-level output	High-level output	
34 COM3 O Common driver output (3)	High-level output	High-level output	
35 COM2 O Common driver output (2)	High-level output	High-level output	
36 COM1 O Common driver output (1)	High-level output	High-level output	
37 SEG1 O Segment output (1)	High-level output	High-level output	
5. See Gogment Super (1)	High-level output	High-level output	
38 SEG2 O Segment output (2)	i iigii ievei output		
38 SEG2 O Segment output (2) 39 SEG3 O Segment output (3)	High-level output	High-level output	
38 SEG2 O Segment output (2) 39 SEG3 O Segment output (3) 40 SEG4 O Segment output (4)	High-level output	High-level output	
38 SEG2 O Segment output (2) 39 SEG3 O Segment output (3) 40 SEG4 O Segment output (4) 41 SEG5 O Segment output (5)	High-level output High-level output High-level output	High-level output High-level output	
38 SEG2 O Segment output (2) 39 SEG3 O Segment output (3) 40 SEG4 O Segment output (4)	High-level output	High-level output	

Continued on next page.

Continued from preceding page.

Pin No. Pin Name		I/O	Function		Pin state when	Pin state when	
1 111110.	1 iii i vaine	1/0		1 dilonon	CDRESB is low	TUNERESB is low	
44	FMAMB	I	Tuner display switch	hing selection input (Schmitt trigger input)	_	_	
45	REMOTE	I	Remote control sig	nal input (Schmitt trigger input)	_	_	
46 CLOSE	CLOSE	Close switch detec	tion signal input.	_			
40	46 CLOSE I		A pull-up resistor is	built in. (Schmitt trigger input)			
47 PUIN		PUIN I	Limit switch detecti	on signal input.			
47	FOIN	'	A pull-up resistor is	built in. (Schmitt trigger input)			
48	DVSS	_	Digital system grou	nd. This pin must be connected to the 0 V level.	_	_	
49	DVDD	_	Digital system 3.3V	power supply	_	_	
50	TUNERIN	I	Tuner frequency di	splay input	_	_	
51	MONIIS	NI3 I/O	Internal signal mon	itor pin 3. (Schmitt trigger input)	(Low-level output)	Undofinad	
51	MONI3	1/0	A pull-down resisto	r is built in. (Default: input mode)	(Low-level output)	Undefined	
F0	MONIO	MONI2 I/O	Internal signal mon	itor pin 2. (Schmitt trigger input)	(Laur lavel autaut)	Lindafinad	
52	MONIZ		A pull-down resisto	r is built in. (Default: input mode)	(Low-level output)	Undefined	
50	MONIIA	MONI1 I/O	Internal signal mon	itor pin 1. (Schmitt trigger input)	(1	Lindafinad	
53 MONI1		1/0	A pull-down resisto	r is built in. (Default: input mode)	(Low-level output)	Undefined	
		UNERESB I	Reset input for this	IC's tuner display block.		_	
54	TUNERESB		A pull-down resisto	r is built in.	_		
			This pin must be se	et low briefly after power is first applied.			
			Reset input for this	IC's CD playback block.		_	
55	CDRESB	CDRESB I	A pull-down resisto	r is built in.	_		
			This pin must be se	et low briefly after power is first applied.			
56	AD1	AI	Key operation A/D	converter input 1	_	_	
57	AD2	AI	Key operation A/D	converter input 2	_	_	
58	AD3	Al	Key operation A/D	converter input 3	_	_	
59	AVSS	_	Analog system gro	und. This pin must be connected to the 0V level.	_	_	
60	PDO	AO		External VCO control phase comparator output	Undefined	Undefined	
61	ISET	Al		PDO output current adjustment resistor connection	_	_	
			PLL system pins	VCO frequency range adjustment			
62	FR	ΑI		An external resistor must be connected between this pin	_	_	
				and AVDD.			
63	AVDD	_	Analog system pov	ver supply	_	_	
64	SLCO	AO	Slice level control of	output	Undefined	Undefined	

Sample Application Circuit



Notes on Application Design

While it goes without saying that this IC's absolute maximum ratings and allowable operating ranges (and recommended operating conditions) must be strictly observed to achieve reliability as a total system, adequate care is also required with respect to the operating environment and mounting conditions such as ambient temperature and static electricity. This section presents notes on items that require care during end product design and IC mounting.

· Handling Unused Pins

If any unused input pins on this IC are left open the related internal circuits may become unstable. The instructions on handling unused pins for specific pins given in the technical documentation must be followed. Also note that unused output pins must not be shorted to power, ground, or other outputs.

• Latchup Prevention

- The stipulated supply voltage must be applied to each power supply pin. If there are multiple pins for which the same supply voltage is stipulated, the same potential must be applied to all those pins.
- Overvoltages and abnormal noise must not be applied to this IC.
- In general, latchup can be prevented by holding unused input pins fixed at either V_{DD} or V_{SS} . However, the handling of each pin must follow the specific instruction in the pin functions documentation.
- The outputs must not be shorted.

· Interface Notes

When the inputs and outputs of different devices are connected, malfunctions may occur if the input V_{IL}/V_{IH} levels do not match the corresponding output V_{OL}/V_{OH} levels. Level shifters must be inserted to prevent destruction of the devices if devices with differing supply voltages, such as may occur in two power supply system applications, are connected.

· Load Capacitance and Output Current

- When connected to high capacitance loads, lines may be melted since the effect of such loads is the same as the load being shorted for an extended period. Also, charge/discharge currents may result in noise that may degrade equipment performance and cause malfunctions. The recommended load capacitance ratings must be observed.
- Excessive output sink or source currents can cause similar problems. Observe the maximum allowable power dissipation ratings and use this IC within the recommended current value range.

Notes on Power Application and Power-on Reset

- There are cases where special care is required at power on, during a reset, and after a reset is cleared. Refer to the device specifications and design applications taking these concerns into account.
- This IC's output pin states, I/O settings, and register values are undefined when power is first applied. The operation of items that are defined by a reset operation or mode settings is only guaranteed after the corresponding reset or setting operation. A reset must be applied to this IC after power is first applied. The states immediately after power on of pins and registers that are not explicitly defined cannot be relied on: they may differ from versions of the same product purchased at different times.

· Notes on thermal design

The failure rate of semiconductor devices is accelerated greatly by increases in ambient temperature or power consumption. To assure high reliability, design the application heat dissipation system to provide adequate margin for variations in ambient conditions.

• Notes on PCB pattern design

- Ideally, there should be separate power supply and ground lines for each system to reduce the influence of shared impedances.
- The power supply and ground lines should be as wide and as short as possible, and the impedance to high frequencies should be as small as possible. Ideally, decoupling capacitors (0.01 to 1μF) and 100 to 220μF capacitors should be inserted between each power supply/ground pair. However, note that latchup may occur if the values of these capacitors are too large.
- *: In the servo systems, the same handling is required for the V_{REF} reference voltage line as well as for the driver V_{CC} and ground lines. The driver ground lines must be especially wide and located under the device to provide a heat dissipating effect.

- *: If a current output type pickup is used, the photoreceptor connector must be located as close as possible to the ASP RF input. If a voltage output type pickup is used, the I/V conversion resistors located at the ASP input must be located as close as possible to the ASP RF input.
- The EFM signal line must be made as short as possible, and must either be located well away from adjacent lines or must be run between ground or power supply level lines as shield lines. Since the slice level controller output (SLCO) can easily introduce noise in the EFM signal line, the resistor connected to the output pin must be located as close to that pin as possible. Note that if that resistor has a relatively small value, spurious radiation problems may be aggravated and that if the resistor has a larger value, the output level may become problematic.
- The crystal oscillator circuit must be surrounded by the ground pattern.
- The TUNER pin coupling capacitor must be located as close to the IC as possible.

· Other Notes

If there are any points that are unclear or if you have any questions, contact your Sanyo representative during the design phase.

This IC is a special-purpose device designed for CD player applications, and has specifications that differ from those of general-purpose logic devices. End products must be designed to operate in a failsafe manner appropriate for the application, and application operation must be verified using test equipment.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 2004. Specifications and information herein are subject to change without notice.