



Integrated Device Technology, Inc.

**HIGH-SPEED BiCMOS
ECL STATIC RAM
4K (1K x 4-BIT) SRAM**
PRELIMINARY
IDT10474
IDT100474
IDT101474
FEATURES:

- 1024-words x 4-bit organization
- Address access time: 7/8/10/15 ns
- Low power dissipation: 600mW (typ.)
- Guaranteed Output Hold time
- Fully compatible with ECL logic levels
- Separate data input and output
- Traditional corner-power pinout
- Standard through-hole and surface mount packages


DESCRIPTION:

The IDT10474, IDT100474 and 101474 are 4,096-bit high-speed BiCEMOS™ ECL static random access memories organized as 1Kx4, with separate data inputs and outputs. All I/Os are fully compatible with ECL levels.

These devices are part of a family of asynchronous four-bit-wide ECL SRAMs. This device have been configured to follow the traditional corner-power pinout. Because they are manufactured in BiCEMOS™ technology, however, power dissipation is greatly reduced over equivalent bipolar devices.

The asynchronous SRAMs are the most straightforward to use because no additional clocks or controls are required: DataOUT is available an access time after the last change of address. To write data into the device requires the creation of a Write Pulse, and the write cycle disables the output pins in conventional fashion.

The fast access time and guaranteed Output Hold time allow greater margin for system timing variation. DataIN setup time specified with respect to the trailing edge of Write Pulse eases write timing allowing balanced Read and Write cycle times.

FUCNTIONAL BLOCK DIAGRAM

2758 dw 01

BiCEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

© 1991 Integrated Device Technology, Inc.

UPDATE 1 B


MAY 1991DSC-8022/-
58

PIN CONFIGURATION

VCCA	1	24	VCC
Q2	2	23	Q1
Q3	3	22	Q0
A0	4	21	D3
A1	5	20	D2
A2	6	19	D1
A3	7	18	D0
A4	8	17	CS
A5	9	16	WE
NC	10	15	A9
A6	11	14	A8
VEE	12	13	A7

2758 drw 02

TOP VIEW


400-MIL-WIDE
CERDIP PACKAGE
D24

PIN DESCRIPTIONS

Symbol	Pin Name
A0 through A9	Address Inputs
D0 through D3	Data Inputs
Q0 through Q3	Data Outputs
WE	Write Enable
CS	Chip Select Input (Internal pull down)
VEE	More Negative Supply Voltage
Vcc	Less Negative Supply Voltage

2758 tbd 01

LOGIC SYMBOL



2857 drw 03

AC OPERATING RANGES⁽¹⁾

I/O	VEE	Temperature
10K	-5.2V ± 5%	0 to 75°C, air flow exceeding 2 m/sed
100K	-4.5V ± 5%	0 to 85°C, air flow exceeding 2 m/sed
101K	-4.75V ± -5.46V	0 to 75°C, air flow exceeding 2 m/sed

2758 tbd 02

NOTE:

1. Referenced to Vcc.

CAPACITANCE (TA=+25°C, f=1.0MHz)

Symbol	Parameter	DIP		Unit
		Typ.	Max.	
CIN	Input Capacitance	4	—	pF
COUT	Output Capacitance	6	—	pF

2758 tbd 03

TRUTH TABLE⁽¹⁾

CS	WE	DATAOUT	FUNCTION
H	X	L	Deselected
L	H	RAM Data	Read
L	L	L	Write

NOTE:
1. H=High, L=Low, X=Don't Care

2758 tbd 04

IDT10474, IDT100474, IDT101474
HIGH SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-10K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
PT	Power Dissipation		1.5	W
IOUT	DC Output Current (Output High)		-50	mA

T-46-23-08

NOTE: 2758 b105

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-10K DC ELECTRICAL CHARACTERISTICS

(VEE = -5.2V, RL=50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit	TA	
VOH	Output HIGH Voltage	V IN = VIHA or V ILB	-1000 -980 -900	-885	-840 -810 -720	mV	0°C 25°C 75°C	
VOL	Output LOW Voltage	V IN = VIHA or V ILB	-1870 -1850 -1830	-	-1665 -1650 -1625	mV	0°C 25°C 75°C	
VOHC	Output Threshold HIGH Voltage	V IN = V IHB or V ILA	-1020 -980 -920	-	-	mV	0°C 25°C 75°C	
VOLC	Output Threshold LOW Voltage	V IN = V IHB or V ILA	-	-	-1645 -1630 -1605	mV	0°C 25°C 75°C	
2758 b105		Guaranteed Input Voltage High for All Inputs		-1145 -1105 -1045	-	-840 -810 -720	mV	0°C 25°C 75°C
VIH	Input HIGH Voltage			-	-	mV	0°C 25°C 75°C	
VIL	Input LOW Voltage			-1870 -1850 -1830	-			
IIH	Input HIGH Current	V IN = VIHA	CS	-	-	220	μA	
IIL	Input LOW Current		Others	-	-	110	μA	
	V IN = V ILB	CS	0.5	-	170	μA		
		Others	-50	-	90	μA		
IEE	Supply Current	All Inputs and Outputs Open		-190	-130	-	mA	

2758 b105

NOTE:

1. Typical parameters are specified at VEE = -5.2V, TA = +25°C and maximum loading.

IDT10474, IDT100474, IDT101474
HIGH SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-100K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +85	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
PT	Power Dissipation		1.5	W
IOUT	DC Output Current (Output High)		-50	mA

NOTE: 2758 Rev 07

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

T-46-23-08

ECL-100K DC ELECTRICAL CHARACTERISTICS

(VEE = -4.5V, RL = 50Ω to -2.0V, TA = 0 to +85°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Conditions	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V IN = VIHA or VILB	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = VIHA or VILB	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V IN = VIHB or VILA	-1035	-	-	mV
VOLC	Output Threshold LOW Voltage	V IN = VIHB or VILA	-	-	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	-	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	-	-1475	mV
I IH	Input HIGH Current	V IN = VIHA	CS Others	- -	220 110	µA
I IL	Input LOW Current	V IN = VILB	CS Others	0.5 -50	- -170 90	µA
IEE	Supply Current	All Inputs and Outputs Open	-170	-110	-	mA

2758 Rev 08

NOTE:

1. Typical parameters are specified at VEE = -4.5V, TA = +25°C and maximum loading.

B

IDT10474, IDT100474, IDT101474
HIGH SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ECL-101K ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating		Value	Unit
VTERM	Terminal Voltage With Respect to GND		+0.5 to -7.0	V
TA	Operating Temperature		0 to +75	°C
TBIAS	Temperature Under Bias		-55 to +125	°C
TSTG	Storage Temperature	Ceramic Plastic	-65 to +150 -55 to +125	°C
PT	Power Dissipation		1.5	W
IOUT	DC Output Current (Output High)		-50	mA

T-46-23-08

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ECL-101K DC ELECTRICAL CHARACTERISTICS


(VEE = -5.2V, RL = 50Ω to -2.0V, TA = 0 to +75°C, air flow exceeding 2 m/sec)

Symbol	Parameter	Test Condition	Min. (B)	Typ. ⁽¹⁾	Max. (A)	Unit
VOH	Output HIGH Voltage	V IN = V IH A or V IL B	-1025	-955	-880	mV
VOL	Output LOW Voltage	V IN = V IH A or V IL B	-1810	-1715	-1620	mV
VOHC	Output Threshold HIGH Voltage	V IN = V IH B or V IL A	-1035	—	—	mV
VOLC	Output Threshold LOW Voltage	V IN = V IH B or V IL A	—	—	-1610	mV
VIH	Input HIGH Voltage	Guaranteed Input Voltage High for All Inputs	-1165	—	-880	mV
VIL	Input LOW Voltage	Guaranteed Input Voltage Low for All Inputs	-1810	—	-1475	mV
I IH	Input HIGH Current	V IN = V IH A	CS	—	220	μA
			Others	—	110	
I IL	Input LOW Current	V IN = V IL B	CS	0.5	170	μA
			Others	-50	90	
IEE	Supply Current	All Inputs and Outputs Open	-190	-130	—	mA


2758 b1 10

T-46-23-08

AC TEST LOAD CONDITION



AC TEST INPUT PULSE



Note: All timing measurements are referenced to 50% input levels.

RISE/FALL TIME

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
t_R	Output Rise Time	-	-	2	-	ns
t_F	Output Fall Time	-	-	2	-	ns

2758 B5 11

FUNCTIONAL DESCRIPTION

The IDT10474, IDT100474, and IDT101474 BiCMOS ECL static RAMs (SRAM) provide high speed with low power dissipation typical of BiCMOS ECL. These devices follow the traditional corner-power pinout and functionality for 1Kx4 ECL SRAMs. (For center-power pinouts, please see the IDT10A474, IDT100A474, and IDT101A474, respectively.)

READ TIMING

The read timing on these asynchronous devices is straightforward. DataOUT is held low until the device is selected by Chip Select (CS). Then Address (ADDR) settles and data appears on the output after time tAA. Note that DataOUT is held for a short time (tOH) after the address begins to change for the next access, then ambiguous data is on the bus until a new time tAA.

WRITE TIMING

To write data to the device, a Write Pulse need be formed on the Write Enable input (WE) to control the write to the SRAM array. While CS and ADDR must be set-up when WE goes low, DataIN can settle after the falling edge of WE, giving the data path extra margin. Data is written to the memory cell at the end of the Write Pulse, and addresses and Chip Select must be held after the rising edge of the Write Pulse to ensure satisfactory completion of the cycle.

DataOUT is disabled (held low) during the Write Cycle. If CS is held low (active) and addresses remain unchanged, the DataOUT pins will output the written data after "Write Recovery Time" (tWR).

Because of the very short Write Pulse requirement, these devices can be cycled as quickly for Writes as for Reads. Balanced cycles mean simpler timing in cache applications.




AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)

Symbol	Parameter ⁽¹⁾	Test Condition	10474S7 100474S7 101474S7		10474S8 100474S8 101474S8		10474S10 100474S10 101474S10		10474S15 100474S15 101474S15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Read Cycle											
tACS	Chip Select Access Time	-	-	3	-	5	-	5	-	5	ns
tRCS	Chip Select Recovery Time	-	-	3	-	5	-	5	-	5	ns
tAA	Address Access Time	-	-	7	-	8	-	10	-	15	ns
tOH	Data Hold from Address Change	-	3	-	3	-	3	-	3	-	ns


NOTE:

1. Input and Output reference level is 50% point of waveform.

READ CYCLE GATED BY CHIP SELECT



READ CYCLE GATED BY ADDRESS



2758 drw 04

IDT10474, IDT100474, IDT101474
HIGH SPEED BICMOS ECL STATIC RAM 4K (1K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS (Over the AC Operating Range)


T-46-23-08

Symbol	Parameter ⁽¹⁾	Test Condition	10474S7 100474S7 101474S7		10474S8 100474S8 101474S8		10474S10 100474S10 101474S10		10474S15 100474S15 101474S15		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle											
tW	Write Pulse Width	tWSA= minimum	6	—	7	—	8	—	10	—	ns
tWSD	Data Set-up Time	—	0	—	0	—	0	—	2	—	ns
tWSD ⁽²⁾	Data Set-up Time to WE High	—	5	—	5	—	5	—	5	—	ns
tWSA	Address Set-up Time	tWSA= minimum	0	—	0	—	0	—	2	—	ns
tWSCS	Chip Select Set-up Time	—	0	—	0	—	0	—	2	—	ns
tWHD	Data Hold Time	—	1	—	1	—	1	—	2	—	ns
tWHA	Address Hold Time	—	1	—	1	—	1	—	2	—	ns
tWHCS	Chip Select Hold Time	—	1	—	1	—	1	—	2	—	ns
tWS	Write Disable Time	—	—	5	—	5	—	5	—	5	ns
tWR ⁽³⁾	Write Recovery Time	—	—	5	—	5	—	5	—	5	ns

NOTES:
1. Input and Output reference level is 50% point of waveform.
2. twso is specified with respect to the falling edge of WE for compatibility with bipolar part specifications, but this device actually only requires tws02 with respect to rising edge of WE .
3. tWR is defined as the time to reflect the newly written data on the Data Outputs (Q0 to Q3) when no new Address Transition occurs.

2758 IBL 13

WRITE CYCLE TIMING DIAGRAM



2758 drw 05

IDT10474, IDT100474, IDT101474
HIGH SPEED BiCMOS ECL STATIC RAM 4K (1K x 4-BIT)

COMMERCIAL TEMPERATURE RANGE

ORDERING INFORMATION

T-46-23-08

IDT	nnnnn	aa	nn	a	a	Process/ Temp. Range
						Blank
				D		CERDIP
				7		
				8		
				10		Speed in Nanoseconds
				15		
				S		Standard Architecture
				10474		4K (1K x 4-bits) BiCMOS ECL-10K Corner-Power Pin Static RAM
				100474		4K (1K x 4-bits) BiCMOS ECL-100K Corner-Power Pin Static RAM
				101474		4K (1K x 4-bits) BiCMOS ECL-101K Corner-Power Pin Static RAM

2768 drw 06