N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.

Rev. 03 — 23 February 2010

Product data sheet

1. Product profile

1.1 General description

Standard level N-channel MOSFET in I2PAK package qualified to 175C. This product is designed and qualified for use in a wide range of industrial, communications and domestic equipment.

1.2 Features and benefits

High efficiency due to low switching and conduction losses

1.3 Applications

- DC-to-DC converters
- Load switching

1.4 Quick reference data

Table 1. Quick reference

- Suitable for standard level gate drive
- Motor control
- Server power supplies

Table I.	Quick reference						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	-	100	V
I _D	drain current	T _{mb} = 25 °C; V _{GS} = 10 V; see <u>Figure 1</u>	<u>[1]</u>	-	-	100	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	-	269	W
Tj	junction temperature			-55	-	175	°C
Avalance	he ruggedness						
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ \begin{split} V_{GS} &= 10 \text{ V}; \text{T}_{j(init)} = 25 ^\circ\text{C}; \\ I_D &= 100 \text{A}; V_{sup} \leq 100 \text{V}; \\ \text{unclamped}; \text{R}_{GS} = 50 \Omega \end{split} $		-	-	315	mJ
Dynamic	characteristics						
Q _{GD}	gate-drain charge	$V_{GS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A};$ $V_{DS} = 50 \text{ V}; \text{ see } \underline{\text{Figure 15}}$ and $\underline{14}$		-	36	-	nC
Q _{G(tot)}	total gate charge	$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 25 \text{ A}; \\ V_{DS} = 50 \text{ V}; \text{ see } \underline{\text{Figure 14}} \\ \text{and } \underline{15} \end{array}$		-	125	-	nC



N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.

Table 1.	Quick reference					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static c	haracteristics					
R _{DSon} drain-source on-state resistance	V_{GS} = 10 V; I _D = 15 A; T _j = 100 °C; see <u>Figure 12</u>	-	-	12	mΩ	
		$\label{eq:VGS} \begin{array}{l} V_{GS} = 10 \text{ V}; \text{ I}_{D} = 15 \text{ A}; \\ T_{j} = 25 \text{ °C}; \text{ see } \underline{\text{Figure } 13} \end{array}$	-	5.4	6.8	mΩ

[1] Continuous current is limited by package

2. Pinning information

Table 2.	Pinning	information		
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		_
2	D	drain	mb	
3	S	source		
mb	D	mounting base; connected to drain	SOT226 (I2PAK)	mbb076 S

3. Ordering information

Table 3.	Ordering information
----------	----------------------

Type number	Package		
	Name	Description	Version
PSMN7R0-100ES	I2PAK	plastic single-ended package (I2PAK); TO-262	SOT226

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.


4. Limiting values

Table 4. Limiting values


In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Мах	Unit
V _{DS}	drain-source voltage	T _j ≥ 25 °C; T _j ≤ 175 °C		-	100	V
V _{DGR}	drain-gate voltage	T _j ≤ 175 °C; T _j ≥ 25 °C; R _{GS} = 20 kΩ		-	100	V
V _{GS}	gate-source voltage			-20	20	V
I _D	drain current	V_{GS} = 10 V; T_{mb} = 100 °C; see <u>Figure 1</u>		-	85	А
		V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u>	<u>[1]</u>	-	100	А
I _{DM}	peak drain current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$; see Figure 3		-	475	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>		-	269	W
T _{stg}	storage temperature			-55	175	°C
Tj	junction temperature			-55	175	°C
T _{sld(M)}	peak soldering temperature			-	260	°C
Source-dr	ain diode					
I _S	source current	T _{mb} = 25 °C;	<u>[1]</u>	-	100	А
I _{SM}	peak source current	$t_p \le 10 \ \mu s$; pulsed; $T_{mb} = 25 \ ^{\circ}C$		-	475	А
Avalanche	e ruggedness					
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 100 A; $V_{sup} \le$ 100 V; unclamped; R_{GS} = 50 Ω		-	315	mJ

[1] Continuous current is limited by package








$$P_{der} - P_{tot(25^{\circ}C)}$$
 × 100 %

Fig 2. Normalized total power dissipation as a function of mounting base temperature

PSMN7R0-100ES

N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.



N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.

5. Thermal characteristics

Table 5.	mermai characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	0.3	0.56	K/W
R _{th(j-a)}	thermal resistance from junction to ambient	vertical in free air	-	60	-	K/W




Table 5. Thermal characteristics

N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.

6. Characteristics


Static characteristics V(BR)DSS drain-source breakdown voltage I _D = 0.25 mA; V _{GS} = 0 V; T _j = -55 °C 90 - - V V _{GS} (th) gate-source threshold voltage I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 175 °C; see Figure 10 1 - - V I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 25 °C; see Figure 10 1 - - V I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; see Figure 10 1 - - V I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; see Figure 10 - - 4.8 V I _D = 1 mA; V _{DS} = V _{GS} = 0 V; T _j = 25 °C - - 4.8 V I _D = 1 mA; V _{DS} = 0 V; T _j = 25 °C - - 4.8 V I _D = 1 mA; V _{DS} = 0 V; T _j = 25 °C - - 4.8 V I _D = 1 mA; V _{DS} = 0 V; T _j = 25 °C - - 150 µA V _{DS} = 100 V; V _{GS} = 0 V; T _j = 25 °C - - 150 µA V _{DS} = 100 V; V _{DS} = 0 V; T _j = 25 °C - 10 100 nA V _{GS} = 20 V; V _{DS} = 0 V; T _j = 25 °C - 10 100 nA V	Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	-				176	шах	U.I.I.
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			$I_{\rm D} = 0.25 \text{ mA} \cdot V_{\rm DD} = 0.12 \text{ T}_{\rm D} = -55 ^{\circ}\text{C}_{\rm D}$	90		_	V
	V (BR)DSS		;				
	Veere	aste-source threshold	;				-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	VGS(th)	÷	·		-	-	-
		J.	,	2	5	4	v
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = -55 \text{ °C}; \text{ see } \frac{\text{Figure } 10}{10}$	-	-	4.8	V
	I _{DSS}	drain leakage current	V_{DS} = 100 V; V_{GS} = 0 V; T_j = 125 °C	-	-	150	μΑ
$ \begin{array}{ c c c c c } \hline V_{GS} = -20 \ V; \ V_{DS} = 0 \ V; \ T_{I} = 25 \ ^{\circ}C & - & 10 & 100 & nA \\ \hline R_{DSon} & drain-source on-state resistance & V_{GS} = 10 \ V; \ l_{D} = 15 \ A; \ T_{I} = 100 \ ^{\circ}C; see \ Figure 12 & - & 12 & mC \\ \hline V_{GS} = 10 \ V; \ l_{D} = 15 \ A; \ T_{I} = 175 \ ^{\circ}C; see \ Figure 12 & - & 15 & 19 & mC \\ \hline V_{GS} = 10 \ V; \ l_{D} = 15 \ A; \ T_{I} = 25 \ ^{\circ}C; see \ Figure 13 & - & 5.4 & 6.8 & mC \\ \hline R_{G} & internal gate resistance & f = 1 \ MHz & - & 0.74 & - & \Omega \\ \hline Dynamic \ characteristics & & & & & & & & & & \\ \hline Dynamic \ characteristics & & & & & & & & & & & & & & & & & & &$			V_{DS} = 100 V; V_{GS} = 0 V; T_j = 25 °C	-	0.08	4	μΑ
	I _{GSS}	gate leakage current	$V_{GS} = 20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			$V_{GS} = -20 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	10	100	nA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	R _{DSon}	drain-source on-state	V_{GS} = 10 V; I _D = 15 A; T _j = 100 °C; see <u>Figure 12</u>	-	-	12	mΩ
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		resistance	V_{GS} = 10 V; I _D = 15 A; T _j = 175 °C; see <u>Figure 12</u>	-	15	19	mΩ
$ \begin{array}{c c c c c c } (AC) \\ \hline \text{Dynamic characteristics} \\ \hline \text{Q}_{G(tot)} & \text{total gate charge} & I_D = 25 \text{ A}; \text{ V}_{DS} = 50 \text{ V}; \text{ V}_{GS} = 10 \text{ V}; \text{ see Figure 14} & 125 & 100 & $			V_{GS} = 10 V; I _D = 15 A; T _j = 25 °C; see <u>Figure 13</u>	-	5.4	6.8	mΩ
	R _G	•	f = 1 MHz	-	0.74	-	Ω
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Dynamic o						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Q _{G(tot)}	$Q_{G(tot)}$ total gate charge		-	125	-	nC
and 14 $Q_{GS(th)}$ pre-threshold gate-source charge $I_D = 25 \text{ A}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{ see Figure 15}$ $gate-source charge19.4-nCQ_{GS(th-pi)}post-thresholdgate-source chargeI_D = 25 \text{ A}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{ see Figure 15}and 14-9-nCQ_{GD}gate-drain chargeI_D = 25 \text{ A}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{ see Figure 15}and 14-36-nCV_{GS(pl)}gate-source plateauvoltageV_{DS} = 50 \text{ V}; \text{ see Figure 15} and 14V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; T_j = 25 ^{\circ}\text{C};see Figure 16-66886 -PFC_{rss}input capacitancecapacitanceV_{DS} = 50 \text{ V}; R_L = 2 \Omega; V_{GS} = 10 \text{ V};V_{CS} = 10 \text{ V};-34.6 -nst_{d(on)}turn-on delay timeV_{DS} = 50 \text{ V}; R_L = 2 \Omega; V_{GS} = 10 \text{ V};R_{G(ext)} = 4.7 \Omega; T_j = 25 ^{\circ}\text{C}-34.6 -nst_{d(off)}turn-off delay timeV_{DS} = 50 \text{ V}; R_L = 2 \Omega; V_{GS} = 10 \text{ V};R_{G(ext)} = 4.7 \Omega; T_j = 25 ^{\circ}\text{C}-34.6 -ns$			$I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}$	-	100	-	nC
gate-source charge $Q_{GS(th-pl)}$ post-threshold gate-source charge-9-nC Q_{GD} gate-drain charge $I_D = 25 \text{ A}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{ see Figure 15}}and 14-36-nCV_{GS(pl)}gate-source plateauvoltageV_{DS} = 50 \text{ V}; \text{ see Figure 15}}and 14-4.3-VC_{iss}input capacitanceV_{DS} = 50 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ T}_{j} = 25 ^{\circ}\text{C};see Figure 16-6686-pFC_{oss}output capacitanceV_{DS} = 50 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ T}_{j} = 25 ^{\circ}\text{C};capacitance-6686-pFC_{rss}reverse transfercapacitanceV_{DS} = 50 \text{ V}; \text{ R}_L = 2 \Omega; \text{ V}_{GS} = 10 \text{ V};R_{G(ext)} = 4.7 \Omega; \text{ T}_{j} = 25 ^{\circ}\text{C}-34.6-nst_{d(off)}turn-off delay timeV_{DS} = 50 \text{ V}; \text{ T}_{j} = 25 ^{\circ}\text{C}$ -45.6-ns-103.9 -ns	Q _{GS}	gate-source charge		-	28	-	nC
Q_{GD} gate-drain charge $I_D = 25 \text{ A}; V_{DS} = 50 \text{ V}; V_{GS} = 10 \text{ V}; \text{ see Figure 15} and 14-36-nCV_{GS(pl)}gate-source plateauvoltageV_{DS} = 50 \text{ V}; \text{ see Figure 15} and 14-4.3-VC_{iss}input capacitanceV_{DS} = 50 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ T}_{j} = 25 \text{ °C};-6686-pFC_{oss}output capacitanceV_{DS} = 50 \text{ V}; \text{ V}_{GS} = 0 \text{ V}; \text{ f} = 1 \text{ MHz}; \text{ T}_{j} = 25 \text{ °C};-6686-pFC_{rss}reverse transfercapacitancesee Figure 16-438-pFC_{rss}reverse transfercapacitanceV_{DS} = 50 \text{ V}; \text{ R}_L = 2 \Omega; \text{ V}_{GS} = 10 \text{ V};-34.6-nst_{d(off)}turn-off delay timeV_{DS} = 50 \text{ V}; \text{ T}_{j} = 25 \text{ °C}-45.6-nst_{d(off)}turn-off delay time103.9-ns$	Q _{GS(th)}	•	I_D = 25 A; V_{DS} = 50 V; V_{GS} = 10 V; see <u>Figure 15</u>	-	19.4	-	nC
and 14 $V_{GS(pl)}$ gate-source plateau voltage $V_{DS} = 50 \text{ V}$; see Figure 15 and 14-4.3-V C_{iss} input capacitance $V_{DS} = 50 \text{ V}$; $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$; $T_j = 25 \text{ °C}$;-6686-pF C_{oss} output capacitance $V_{DS} = 50 \text{ V}$; $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$; $T_j = 25 \text{ °C}$;-6686-pF C_{oss} output capacitance $V_{DS} = 50 \text{ V}$; $V_{GS} = 0 \text{ V}$; $f = 1 \text{ MHz}$; $T_j = 25 \text{ °C}$;-6686-pF C_{rss} reverse transfer capacitance-272-pF $t_{d(on)}$ turn-on delay time $V_{DS} = 50 \text{ V}$; $R_L = 2 \Omega$; $V_{GS} = 10 \text{ V}$; $R_{G(ext)} = 4.7 \Omega$; $T_j = 25 \text{ °C}$ -34.6-ns $t_{d(off)}$ turn-off delay time $P_{G(ext)} = 4.7 \Omega$; $T_j = 25 \text{ °C}$ -45.6-ns $t_{d(off)}$ turn-off delay time-103.9-ns	Q _{GS(th-pl)}	•		-	9	-	nC
VoltageVoltage C_{iss} input capacitance $V_{DS} = 50 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz}; T_j = 25 °C;$ -6686 -pF C_{oss} output capacitancesee Figure 16-438 -pF C_{rss} reverse transfer capacitance-272 -pF $t_{d(on)}$ turn-on delay time $V_{DS} = 50 \text{ V}; R_L = 2 \Omega; V_{GS} = 10 \text{ V};$ $R_G(ext) = 4.7 \Omega; T_j = 25 °C-34.6 -nst_{d(off)}turn-off delay timeR_{G(ext)} = 4.7 \Omega; T_j = 25 °C-45.6 -nst_{d(off)}turn-off delay time-103.9 -ns$	Q _{GD}	gate-drain charge		-	36	-	nC
$ \begin{array}{c c} C_{oss} & \mbox{output capacitance} & \mbox{see Figure 16} & - & 438 & - & pF \\ \hline C_{rss} & reverse transfer \\ capacitance & \\ \hline t_{d(on)} & \mbox{turn-on delay time} & V_{DS} = 50 \ V; \ R_L = 2 \ \Omega; \ V_{GS} = 10 \ V; \\ \hline t_r & rise time & \\ \hline t_{d(off)} & \mbox{turn-off delay time} & - & 34.6 & - & ns \\ \hline R_{G(ext)} = 4.7 \ \Omega; \ T_j = 25 \ ^{\circ}C & - & 103.9 & - & ns \\ \hline - & 103.9 & - & ns \\ \hline \end{array} $	V _{GS(pl)}	÷ ·	$V_{DS} = 50 \text{ V}; \text{ see } \frac{\text{Figure } 15}{14} \text{ and } \frac{14}{14}$	-	4.3	-	V
$ \begin{array}{c c} C_{oss} & \mbox{output capacitance} & \mbox{see Figure 16} & - & 438 & - & pF \\ \hline C_{rss} & reverse transfer \\ capacitance & \\ \hline t_{d(on)} & \mbox{turn-on delay time} & V_{DS} = 50 \ V; \ R_L = 2 \ \Omega; \ V_{GS} = 10 \ V; \\ \hline t_r & rise time & \\ \hline t_{d(off)} & \mbox{turn-off delay time} & - & 34.6 & - & ns \\ \hline R_{G(ext)} = 4.7 \ \Omega; \ T_j = 25 \ ^{\circ}C & - & 103.9 & - & ns \\ \hline - & 103.9 & - & ns \\ \hline \end{array} $	C _{iss}	input capacitance	V _{DS} = 50 V; V _{GS} = 0 V; f = 1 MHz; T _j = 25 °C;	-	6686	-	pF
$ \begin{array}{c} C_{rss} & \mbox{reverse transfer} \\ capacitance \\ t_{d(on)} & \mbox{turn-on delay time} \\ t_r & \mbox{rise time} \\ t_{d(off)} & \mbox{turn-off delay time} \end{array} \\ \begin{array}{c} V_{DS} = 50 \ V; \ R_L = 2 \ \Omega; \ V_{GS} = 10 \ V; \\ R_{G(ext)} = 4.7 \ \Omega; \ T_j = 25 \ ^\circ C \\ \\ R_{G(ext)} = 4.7 \ \Omega; \ T_j = 25 \ ^\circ C \\ \end{array} \\ \begin{array}{c} - & \mbox{34.6} & - & \mbox{ns} \\ - & \mbox{45.6} & - & \mbox{ns} \\ - & \mbox{103.9} & - & \mbox{ns} \\ \end{array} $		output capacitance	see <u>Figure 16</u>	-	438	-	pF
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$				-	272	-	pF
trrise time $R_{G(ext)} = 4.7 \Omega; T_j = 25 \text{ °C}$ - 45.6 - ns $t_{d(off)}$ turn-off delay time-103.9 \text{ - ns}	t _{d(on)}	•	$V_{DS} = 50 \text{ V}; \text{ R}_{L} = 2 \Omega; \text{ V}_{GS} = 10 \text{ V};$	-	34.6	-	ns
t _{d(off)} turn-off delay time - 103.9 - ns		-		-		-	ns
				-			
		-		-			

Rev. 03 — 23 February 2010

PSMN7R0-100ES

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.

Table 6.	Characteristics continued					
Symbol	Parameter Conditions		Min	Тур	Max	Unit
Source-d	rain diode					
V_{SD}	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}; \text{ see } \frac{\text{Figure } 17}{1000}$	-	0.8	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 25 \text{ A}; \text{ dI}_{S}/\text{dt} = 100 \text{ A}/\mu\text{s}; \text{ V}_{GS} = 0 \text{ V};$	-	64	-	ns
Qr	recovered charge	$V_{DS} = 50 V$	-	167	-	nC




PSMN7R0-100ES_3

www.DataSheet4U.com


PSMN7R0-100ES

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.



PSMN7R0-100ES

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.




PSMN7R0-100ES_3

Product data sheet

PSMN7R0-100ES

N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.



PSMN7R0-100ES

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.

Package outline 7.




Fig 18. Package outline SOT226 (I2PAK)

PSMN7R0-100ES_3

Product data sheet

© NXP B.V. 2010. All rights reserved.

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.

8. Revision history

Table 7. Revision his	story			
Document ID	Release date	Data sheet status	Change notice	Supersedes
PSMN7R0-100ES_3	20100223	Product data sheet	-	PSMN7R0-100ES_2
Modifications:	 Various cha 	anges to content.		
PSMN7R0-100ES_2	20100114	Objective data sheet	-	PSMN7R0-100ES_1
PSMN7R0-100ES_1	20090917	Objective data sheet	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

PSMN7R0-100ES_3

Product data sheet

www.DataSheet4U.com

Rev. 03 — 23 February 2010

N-channel 100V 6.8 m Ω standard level MOSFET in I2PAK.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

N-channel 100V 6.8 mΩ standard level MOSFET in I2PAK.

11. Contents

1	Product profile1
1.1	General description1
1.2	Features and benefits1
1.3	Applications1
1.4	Quick reference data1
2	Pinning information2
3	Ordering information2
4	Limiting values
5	Thermal characteristics5
6	Characteristics6
7	Package outline11
8	Revision history12
9	Legal information13
9.1	Data sheet status13
9.2	Definitions13
9.3	Disclaimers
9.4	Trademarks14
10	Contact information14

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 23 February 2010 Document identifier: PSMN7R0-100ES_3