

HM51W4400B Series

HM51W4400BL Series (Low Power Version)

1,048,576-word × 4-bit Dynamic Random Access Memory.

The Hitachi HM51W4400B/BL is a CMOS dynamic RAM organized 1,048,576 words x 4 bits. HM51W4400B/BL has realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM51W4400B/BL offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM51W4400B/BL to be packaged in standard 300-mil 20-pin plastic SOJ and 20-pin plastic TSOP II.

Features

- Single 3.3 V (± 0.3 V)
- High speed
 - Access time
60 ns/70 ns/80 ns (max)
- Low power dissipation
 - Active mode
288 mW/252 mW/216 mW (max)
 - Standby mode 3.6 mW (max)
0.18 mW (max) (L-version)
- Fast page mode capability
- 1024 refresh cycles : 16 ms
1024 refresh cycles : 128 ms (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Test function
- Battery back up operation
- Self refresh operation (L-version)

Ordering Information



Type No.	Access time	Package
HM51W4400BS-6	60 ns	300-mil 20-pin plastic SOJ (CP-20D)
HM51W4400BS-7	70 ns	
HM51W4400BS-8	80 ns	
HM51W4400BTT-6	60 ns	20-pin plastic TSOPII (TTP-20D)
HM51W4400BTT-7	70 ns	
HM51W4400BTT-8	80 ns	
HM51W4400BRR-6	60 ns	20-pin plastic TSOP II reverse (TTP-20DR)
HM51W4400BRR-7	70 ns	
HM51W4400BRR-8	80 ns	
HM51W4400BLS-6	60 ns	300-mil 20-pin plastic SOJ (CP-20D)
HM51W4400BLS-7	70 ns	
HM51W4400BLS-8	80 ns	
HM51W4400BLTT-6	60 ns	20-pin plastic TSOPII (TTP-20D)
HM51W4400BLTT-7	70 ns	
HM51W4400BLTT-8	80 ns	
HM51W4400BLRR-6	60 ns	20-pin plastic TSOP II reverse (TTP-20DR)
HM51W4400BLRR-7	70 ns	
HM51W4400BLRR-8	80 ns	

■ 4496203 0026624 760 ■

Hitachi 433

HM51W4400B/BL Series


Pin Arrangement



Pin Description

Pin name	Function
A0 – A9	Address input
A0 – A9	Refresh address input
I/O1 – I/O4	Data-in/Data-out
RAS	Row address strobe
CAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V _{CC}	Power (+ 3.3 V typ)
V _{SS}	Ground

Block Diagram



4496203 0026626 533

Hitachi 435

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-0.5 to +4.6	V
Supply voltage relative to V_{SS}	V_{CC}	-0.5 to +4.6	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{SS}	0	0	0	V	
	V_{CC}	3.0	3.3	3.6	V	1
Input high voltage	V_{IH}	2.0	—	$V_{CC} + 0.3$	V	1
Input low voltage	V_{IL}	-0.3	—	0.8	V	1

Note : 1. All voltage referred to V_{SS} .

HM51W4400B/BL Series

DC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$)

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Test condition	Notes
		Min	Max	Min	Max	Min	Max			
Operating current	I_{CC1}	—	80	—	70	—	60	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling $t_{RC} = \text{min}$	1, 2
Standby current	I_{CC2}	—	2	—	2	—	2	mA	TTL interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$ Dout = High-Z	
		—	1	—	1	—	1	mA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ Dout = High-Z	
Standby current (L-version)		—	50	—	50	—	50	μA	CMOS interface $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IH}$ WE, OE, Address and Din = V_{IH} or V_{IL} Dout = High-Z	4
RAS-only refresh current	I_{CC3}	—	80	—	70	—	60	mA	$t_{RC} = \text{min}$	2
Standby current	I_{CC5}	—	4	—	4	—	4	mA	$\overline{\text{RAS}} = V_{IH}$ $\overline{\text{CAS}} = V_{IL}$ Dout = enable	1
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	I_{CC6}	—	80	—	70	—	60	mA	$t_{RC} = \text{min}$	
Fast page mode current	I_{CC7}	—	70	—	60	—	50	mA	$t_{PC} = \text{min}$	1, 3
Battery back up operating current (Standby with CBR refresh) (L-version)	I_{CC10}	—	100	—	100	—	100	μA	$t_{RC} = 125\ \mu\text{s}$ $t_{RAS} \leq 1\ \mu\text{s}$, $\overline{\text{WE}} = V_{IH}$, $\overline{\text{CAS}} = V_{IL}$, $\overline{\text{OE}}$, Address and Din = V_{IH} or V_{IL} Dout = High-Z	4
Self-refresh current (L-version)	I_{CC11}	—	100	—	100	—	100	μA	$\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{IL}$, $\overline{\text{OE}}$, Address and Din = V_{IH} or V_{IL} , Dout = High-Z	4
Input leakage current	I_{LI}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{in} \leq 4.6\text{ V}$	
Output leakage current	I_{LO}	-10	10	-10	10	-10	10	μA	$0\text{ V} \leq V_{out} \leq 4.6\text{ V}$ Dout = disable	
Output high voltage	V_{OH}	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V	High Iout = -2 mA	
Output low voltage	V_{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 2 mA	

■ 4496203 0026628 306 ■

Hitachi 437

HM51W4400B/BL Series

- Notes : 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
2. Address can be changed twice or less while $\overline{RAS} = V_{IL}$.
3. Address can be changed once or less while $\overline{CAS} = V_{IH}$.
4. $V_{IH} \geq V_{CC} - 0.2 \text{ V}$, $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$.

Capacitance ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{I1}	—	5	pF	1
Input capacitance (Clocks)	C_{I2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	—	7	pF	1, 2

- Notes : 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$, $V_{SS} = 0\text{ V}$) *1, *14, *15, *16

Test Conditions

Input rise and fall times : 5 ns
 Input timing reference levels : 0.8 V, 2.0 V
 Output timing reference levels : 0.8 V, 2.0 V
 Output load : 1 TTL gate + C_L (100 pF)
 (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110	—	130	—	150	—	ns	
$\overline{\text{RAS}}$ precharge time	t_{RP}	40	—	50	—	60	—	ns	
$\overline{\text{RAS}}$ pulse width	t_{RAS}	60	10000	70	10000	80	10000	ns	19
$\overline{\text{CAS}}$ pulse width	t_{CAS}	15	10000	20	10000	20	10000	ns	20
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t_{RAH}	10	—	10	—	10	—	ns	
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t_{CAH}	15	—	15	—	15	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t_{RCD}	20	45	20	50	20	60	ns	8
$\overline{\text{RAS}}$ to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	9
$\overline{\text{RAS}}$ hold time	t_{RSH}	15	—	20	—	20	—	ns	
$\overline{\text{CAS}}$ hold time	t_{CSH}	60	—	70	—	80	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10	—	10	—	10	—	ns	
$\overline{\text{OE}}$ to Din delay time	t_{ODD}	15	—	20	—	20	—	ns	
$\overline{\text{OE}}$ delay time from Din	t_{DZO}	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ setup time from Din	t_{DZC}	0	—	0	—	0	—	ns	
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	7
Refresh period	t_{REF}	—	16	—	16	—	16	ms	
Refresh period (L-version)	t_{REF}	—	128	—	128	—	128	ms	

■ 4496203 0026630 T64 ■

HM51W4400B/BL Series

Read cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	ns	2, 3, 17
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	20	—	20	ns	3, 4, 13, 17
Access time from address	t_{AA}	—	30	—	35	—	40	ns	3, 5, 13, 17
Access time from $\overline{\text{OE}}$	t_{OAC}	—	15	—	20	—	20	ns	3, 17
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	18
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	18
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	40	—	ns	
Output buffer turn-off time	t_{OFF1}	0	15	0	20	0	20	ns	6
Output buffer turn-off time to $\overline{\text{OE}}$	t_{OFF2}	0	15	0	20	0	20	ns	6
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	15	—	20	—	20	—	ns	
$\overline{\text{OE}}$ pulse width	t_{OEP}	15	—	20	—	20	—	ns	

Write cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	10
Write command hold time	t_{WCH}	15	—	15	—	15	—	ns	
Write command pulse width	t_{WCP}	10	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15	—	20	—	20	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15	—	20	—	20	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	11
Data-in hold time	t_{DH}	15	—	15	—	15	—	ns	11

440 Hitachi

4496203 002663J 9T0

HM51W4400B/BL Series

Read-modify-write cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Read-modify-write cycle time	t_{RWC}	150	—	180	—	200	—	ns	
RAS to \overline{WE} delay time	t_{RWD}	80	—	95	—	105	—	ns	10
CAS to \overline{WE} delay time	t_{CWD}	35	—	45	—	45	—	ns	10
Column address to \overline{WE} delay time	t_{AWD}	50	—	60	—	65	—	ns	10
OE hold time from \overline{WE}	t_{OEH}	15	—	20	—	20	—	ns	

Refresh cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS setup time (CBR refresh cycle)	t_{CSR}	10	—	10	—	10	—	ns	
CAS hold time (CBR refresh cycle)	t_{CHR}	10	—	10	—	10	—	ns	
RAS precharge to CAS hold time	t_{RPC}	10	—	10	—	10	—	ns	
CAS precharge time in normal mode	t_{CPN}	10	—	10	—	10	—	ns	

Fast page mode cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode cycle time	t_{PC}	40	—	45	—	50	—	ns	
Fast page mode \overline{CAS} precharge time	t_{CP}	10	—	10	—	10	—	ns	
Fast page mode RAS pulse width	t_{RASC}	—	100000	—	100000	—	100000	ns	12
Access time from \overline{CAS} precharge	t_{ACP}	—	35	—	40	—	45	ns	3, 13, 17
RAS hold time from \overline{CAS} precharge	t_{RHCP}	35	—	40	—	45	—	ns	

4496203 0026632 837

Hitachi 441

HM51W4400B/BL Series

Fast page mode Read-modify-write Cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Fast page mode read-modify-write cycle time	t_{PCM}	80	—	95	—	100	—	ns	
Fast page mode read-modify-write cycle CAS precharge to \overline{WE} delay time	t_{CPW}	55	—	65	—	70	—	ns	10

Test mode cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Test mode \overline{WE} setup time	t_{WS}	0	—	0	—	0	—	ns	
Test mode \overline{WE} hold time	t_{WH}	10	—	10	—	10	—	ns	

Counter test cycle

Parameter	Symbol	HM51W4400B /BL-6		HM51W4400B /BL-7		HM51W4400B /BL-8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
CAS precharge time in counter test cycle	t_{CPT}	40	—	40	—	40	—	ns	

Self-refresh Mode (L-version)

Parameter	Symbol	HM51W4400BL -6		HM51W4400BL -7		HM51W4400BL -8		Unit	Notes
		Min	Max	Min	Max	Min	Max		
\overline{RAS} pulse width (self-refresh)	t_{RASS}	100	—	100	—	100	—	μs	
\overline{RAS} precharge time (self-refresh)	t_{RPS}	110	—	130	—	150	—	ns	
CAS hold time (self-refresh)	t_{CHS}	-50	—	-50	—	-50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} , t_{CPW} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{CPW} \geq t_{CPW}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referred to $\overline{\text{CAS}}$ leading edge in an early write cycle and to $\overline{\text{WE}}$ leading edge in a delayed write or read-modify-write cycle.
 12. t_{RASC} defines $\overline{\text{RAS}}$ pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. An initial pause of 100 μs is required after power up followed by a minimum of eight initialization cycles ($\overline{\text{RAS}}$ -only refresh cycle or $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle). If the internal refresh counter is used, a minimum of eight $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycles is required.
 15. In delayed write or read-modify-write cycles, $\overline{\text{OE}}$ must disable output buffer prior to applying data to the device.
 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits - - - CA0. This test mode operation can be performed by $\overline{\text{WE}}$ -and- $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a $\overline{\text{RAS}}$ -only refresh cycle or a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle.
 17. In a test mode read cycle, the value of t_{RAC} , t_{AA} , t_{CAC} , t_{OAC} and t_{ACP} is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
 18. Either t_{RCH} or t_{RRH} must be satisfied
 19. $t_{RAS}(\text{min}) = t_{RWD}(\text{min}) + t_{RWL}(\text{min}) + t_T$ in read-modify-write cycle.
 20. $t_{CAS}(\text{min}) = t_{CWD}(\text{min}) + t_{CWL}(\text{min}) + t_T$ in read-modify-write cycle.


4496203 0026634 60T

Hitachi 443


HM51W4400B/BL Series

Timing Waveforms

Read Cycle



Early Write Cycle




4496203 0026636 482

Hitachi 445


HM51W4400B/BL Series

Delayed Write Cycle



4496203 0026637 319

Read-Modify-Write Cycle




4496203 0026638 255


Hitachi 447

HM51W4400B/BL Series

RAS-Only Refresh Cycle




CAS-Before-RAS Refresh Cycle



HM51W4400B/BL Series

Hidden Refresh Cycle




4496203 0026641 84T

450 Hitachi


HM51W4400B/BL Series

Fast Page Mode Early Write Cycle



4496203 0026643 612


Fast Page Mode Delayed Write Cycle




4496203 0026644 559

Hitachi 453

Test Mode Cycle



Test Mode Set Cycle




4496203 0026646 321

Hitachi 455

HM51W4400B/BL Series


WE-and-CAS-Before RAS-Refresh Cycle



CAS-Before-RAS Refresh Counter Check Cycle (Read)

456 Hitachi

4496203 0026647 268



4496203 0026648 1T4

Hitachi 457

HM51W4400B/BL Series

CAS-Before-RAS Refresh Counter Check Cycle (Write)

