## THREE PHASE BRIDGE MOSFET POWER MODULE

## M.S.KENNEDY CORP.



## FEATURES:

- Designed for Higher Current, Bottom Side Braking
- Pin Compatible with MPM3003
- P and N Channel MOSFETs for Ease of Drive
- Isolated Package for Direct Heat Sinking, Excellent Thermal Conductivity
- Avalanche Rated Devices
- Interfaces Directly with Most Brushless Motor Drive IC's
- 55 Volt, 10 Amp P-Channel, 30 Amp N-Channel


## DESCRIPTION:

The MSK 3018 is a three phase bridge power circuit packaged in a space efficient isolated ceramic tab power SIP package. Consisting of P-Channel MOSFETs for the top transistors and N-Channel MOSFETs for the bottom transistors, the MSK 3018 will interface directly with most brushless motor drive IC's without special gate driving requirements. The MSK 3018 uses M.S.Kennedy's proven power hybrid technology to bring a cost effective high performance circuit for use in today's sophisticated servo motor and disk drive systems. The MSK 3018 is a replacement for the MPM3003 with higher current capability when turning on all the N-Channel FETs for braking.

## EQUIVALENT SCHEMATIC



## TYPICAL APPLICATIONS

- Three Phase Brushless DC Motor Servo Control
- Disk Drive Spindle Control
- Fin Actuator Control
- Az-El Antenna Control


## PIN-OUT INFORMATION

1 Source 2,4,6 12 Source 1,3,5
2 Gate 211 Source 1,3,5
3 Gate 1
4 Drain 1,2
10 Gate 5
9 Drain 5,6
8 Gate 6
7 Gate 3

## ABSOLUTE MAXIMUM RATINGS




ELECTRICAL SPECIFICATIONS

| Parameter | Test Conditions (4) | MSK3018 |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Typ. | Max. |  |
| Drain-Source Breakdown Voltage | VGs $=0 \mathrm{ID}=0.25 \mathrm{~mA}$ (All Transistors) | 55 | - | - | V |
| Drain-Source Leakage Current | Vds $=55 \mathrm{~V}$ VGs $=0 \mathrm{~V}$ ( $\mathrm{Q} 2, \mathrm{Q4,Q6)}$ | - | - | 25 | $\mu \mathrm{A}$ |
|  | V Ds $=-55 \mathrm{~V}$ VGs $=0 \mathrm{~V}$ ( $\mathrm{Q} 1, \mathrm{Q} 3, \mathrm{Q} 5)$ | - | - | -25 | $\mu \mathrm{A}$ |
| Gate-Source Leakage Current | VGs $= \pm 20 \mathrm{~V}$ Vds $=0$ (All Transistors) | - | - | $\pm 100$ | nA |
| Gate-Source Threshold Voltage | VDs $=$ VGs ID $=250 \mu \mathrm{~A}(\mathrm{Q} 2, \mathrm{Q4,06)}$ | 2.0 | - | 4.5 | V |
|  | VDS $=V_{G S} \mathrm{ID}=250 \mu \mathrm{~A}(\mathrm{Q} 1, \mathrm{Q} 3, \mathrm{Q5})$ | -2.0 | - | -4.5 | V |
| Drain-Source On Resistance (2) (5) | VGs $=10 \mathrm{~V}$ ID $=10 \mathrm{~A}(\mathrm{Q} 2, \mathrm{Q} 4, \mathrm{Q} 6)$ | - | - | 0.04 | $\Omega$ |
|  | $V_{G S}=-10 \mathrm{~V}$ ID $=-10 \mathrm{~A}(\mathrm{Q} 1, \mathrm{Q} 3, \mathrm{Q} 5)$ | - | - | 0.16 | $\Omega$ |
| Drain-Source On Resistance (3) | VGs $=10 \mathrm{~V}$ ID $=10 \mathrm{~A}(\mathrm{Q} 2, \mathrm{Q} 4, \mathrm{Q} 6)$ | - | - | 0.013 | $\Omega$ |
|  | VGs = 10V Id =-10A (Q1, Q3, Q5) | - | - | 0.10 | $\Omega$ |
| Forward Transconductance (1) | $\mathrm{VDS}=25 \mathrm{~V}$ ID $=10 \mathrm{~A}(\mathrm{Q} 2, \mathrm{Q} 4, \mathrm{Q} 6)$ | 30 | - | - | S |
|  | $V \mathrm{DS}=-25 \mathrm{~V}$ ID $=-10 \mathrm{~A}(\mathrm{Q} 1, \mathrm{Q}, \mathrm{Q} 5)$ | 4.2 | - | - | S |
| N-Channel (02, ©4, Q6) |  |  |  |  |  |
| Total Gate Charge (1) | $\begin{gathered} \mathrm{ID}=30 \mathrm{~A} \\ \mathrm{VDS}=44 \mathrm{~V} \\ \mathrm{VGS}=10 \mathrm{~V} \end{gathered}$ | - | - | 150 | nC |
| Gate-Source Charge (1) |  | - | - | 24 | nC |
| Gate-Drain Charge (1) |  | - | - | 55 | nC |
| Turn-On Delay Time (1) | $\begin{aligned} \mathrm{VDD} & =28 \mathrm{~V} \\ \mathrm{ID} & =30 \mathrm{~A} \\ \mathrm{RG} & =2.5 \Omega \\ \mathrm{RD} & =0.93 \Omega \end{aligned}$ | - | 14 | - | nS |
| Rise Time (1) |  | - | 62 | - | nS |
| Turn-Off Delay Time (1) |  | - | 47 | - | nS |
| Fall Time (1) |  | - | 58 | - | nS |
| Input Capacitance (1) | $\begin{aligned} & \mathrm{VGS}=0 \mathrm{~V} \\ & \mathrm{VDS}=25 \mathrm{~V} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | - | 3400 | - | pF |
| Output Capacitance (1) |  | - | 830 | - | pF |
| Reverse Transfer Capacitance (1) |  | - | 240 | - | pF |
| P-CHANNEL (01, 03, 05) |  |  |  |  |  |
| Total Gate Charge (1) | $\begin{aligned} \mathrm{ID} & =-10 \mathrm{~A} \\ \mathrm{VDS} & =-44 \mathrm{~V} \\ \mathrm{VGS} & =-10 \mathrm{~V} \end{aligned}$ | - | - | 35 | nC |
| Gate-Source Charge (1) |  | - | - | 7.9 | nC |
| Gate-Drain Charge (1) |  | - | - | 16 | nC |
| Turn-On Delay Time (1) | $V D D=-28 V$ | - | 13 | - | nS |
| Rise Time (1) |  | - | 55 | - | nS |
| Turn-Off Delay Time (1) | $\begin{aligned} & \mathrm{ID}=-10 \mathrm{~A} \\ & \mathrm{RG}=13 \Omega \end{aligned}$ | - | 130 | - | nS |
| Fall Time (1) | $\mathrm{RD}=2.6 \Omega$ | - | 41 | - | nS |
| Input Capacitance (1) | $\begin{gathered} \mathrm{VGS}=0 \mathrm{~V} \\ \mathrm{VDS}=-25 \mathrm{~V} \\ \mathrm{f}=1 \mathrm{MHz} \end{gathered}$ | - | 620 | - | pF |
| Output Capacitance (1) |  | - | 280 | - | pF |
| Reverse Transfer Capacitance (1) |  | - | 140 | - | pF |
| BODY DIODE |  |  |  |  |  |
| Forward On Voltage ① | $\mathrm{Is}=30 \mathrm{~A}$ Vgs $=0 \mathrm{~V} \quad(\mathrm{Q} 2, \mathrm{Q} 4, \mathrm{Q6})$ | - | 1.3 | - | V |
|  | $\mathrm{Is}=-10 \mathrm{~A}$ Vgs $=0 \mathrm{~V}$ (Q1, Q3, Q ) | - | -1.6 | - | V |
| Reverse Recovery Time (1) | $\mathrm{Is}=30 \mathrm{~A} \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{S} \quad(\mathrm{Q} 2, \mathrm{Q4,Q6})$ | - | 120 | 190 | nS |
|  | $\mathrm{Is}=-10 \mathrm{~A} \quad \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{S}(\mathrm{Q} 1, \mathrm{Q3,Q5})$ | - | 54 | 82 | nS |
| Reverse Recovery Charge (1) | $\mathrm{Is}=30 \mathrm{~A} \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{S}$ (02,04,06) | - | 510 | 760 | nC |
|  | $\mathrm{Is}=-10 \mathrm{~A} \quad \mathrm{di} / \mathrm{dt}=100 \mathrm{~A} / \mu \mathrm{S} \quad(\mathrm{Q} 1, \mathrm{Q} 3, \mathrm{Q} 5)$ | - | 110 | 160 | nC |

## NOTES.

(1) This parameter is guaranteed by design but need not be tested. Typical parameters are representative of actual device performance but are for reference only. (2) Resistance as seen at package pins.
(3) Resistance for die only; use for thermal calculations.
(4) $\mathrm{T}_{A}=25^{\circ} \mathrm{C}$ unless otherwise specified.

## APPLICATION NOTES

## N-CHANNEL GATES $(02,04,06)$

For driving the N -Channel gates, it is important to keep in mind that it is essentially like driving a capacitance to a sufficient voltage to get the channel fully on. Driving the gates to +15 volts with respect to their sources assures that the transistors are on. This will keep the dissipation down to a minimum level [RDS(ON) specified in the data sheet]. How quickly the gate gets turned ON and OFF will determine the dissipation of the transistor while it is transitioning from OFF to ON, and vice-versa. Turning the gate ON and OFF too slow will cause excessive dissipation, while turning it ON and OFF too fast will cause excessive switching noise in the system. It is important to have as low a driving impedance as practical for the size of the transistor. Many motor drive IC's have sufficient gate drive capability for the MSK 3018. If not, paralleled CMOS standard gates will usually be sufficient. A series resistor in the gate circuit slows it down, but also suppresses any ringing caused by stray inductances in the MOSFET circuit. The selection of the resistor is determined by how fast the MOSFET wants to be switched. See Figure 1 for circuit details.


Figure 1

## P-CHANNEL GATES (Q1,03,05)

Most everything applies to driving the P-Channel gates as the N-Channel gates. The only difference is that the P-Channel gate to source voltage needs to be negative. Most motor drive IC's are set up with an open collector or drain output for directly interfacing with the P -channel gates. If not, an external common emitter switching transistor configuration (see Figure 2 ) will turn the P Channel MOSFET on. All the other rules of MOSFET gate drive apply here. For high supply voltages, additional circuitry must be used to protect the P-Channel gate from excessive voltages.


Figure 2

## BRIDGE DRIVE CONSIDERATIONS

It is important that the logic used to turn ON and OFF the various transistors allow sufficient "dead time" between a high side transistor and its low side transistor to make sure that at no time are they both ON. When they are, this is called "shoot-through", and it places a momentary short across the power supply. This overly stresses the transistors and causes excessive noise as well. See Figure 3.


Figure 3
This deadtime should allow for the turn on and turn off time of the transistors, especially when slowing them down with gate resistors. This situation will be present when switching motor direction, or when sophisticated timing schemes are used for servo systems such as locked antiphase PWM'ing for high bandwidth operation.


DRAIN TO SOURCE VOLTAGE (V)


DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMP.


P-CHANNEL DEVICES (Q1,Q3,05)


DRAIN TO SOURCE VOLTAGE (V)


DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMP.



ALL DIMENSIONS ARE $\pm 0.010$ INCHES UNLESS OTHERWISE LABELED.

## ORDERING INFORMATION

| PART <br> NUMBER | SCREENING LEVEL |
| :---: | :---: |
| MSK 3018 | Industrial |

M.S. Kennedy Corp.<br>4707 Dey Road, Liverpool, New York 13088

Phone (315) 701-6751
FAX (315) 701-6752
www.mskennedy.com

