

NOLOGY Monolithic Dual Tracking 3.5A Step-Down Switching Regulator

FEATURES

- Wide Input Range:
 - Operation from 3V to 36V
 - OVLO Protects Circuit Through 60V Transients
- Independent Supply, Shutdown, Soft-Start, UVLO, Programmable Current Limit and Programmable Power Good for Each 3.5A Regulator
- Die Temperature Monitor
- Adjustable/Synchronizable Fixed Frequency Operation from 250kHz to 2MHz with Synchronized Clock Output
- Independent Synchronized Switching Frequencies Optimize Component Size
- Antiphase Switching
- Outputs Can Be Paralleled
- Flexible Output Voltage Tracking
- Low Dropout: 95% Maximum Duty Cycle
- 5mm × 5mm QFN Package
- FMEA Compliant 38-Pin Exposed Pad TSSOP Package

APPLICATIONS

- Automotive Supplies
- Distributed Supply Regulation

DESCRIPTION

The LT®3692A is a dual current mode PWM step-down DC/DC converter with two internal 3.8A switches. Independent input voltage, shutdown, feedback, soft-start, UVLO current limit and comparator pins for each channel simplify complex power supply tracking and sequencing requirements.


To optimize efficiency and component size, both converters have a programmable maximum current limit and are synchronized to either a common external clock input, or a resistor settable fixed 250kHz to 2MHz internal oscillator. A frequency divider is provided for channel 1 to further optimize component size. At all frequencies, a 180° phase relationship between channels is maintained, reducing voltage ripple and component size. A clock output is available for synchronizing multiple regulators.

Minimum input to output voltage ratios are improved by allowing the switch to stay on through multiple clock cycles only switching off when the boost capacitor needs recharging. Independent channel operation can be programmed using the SHDN pin. Disabling both converters reduces the total guiescent current to $<10\mu$ A.


The LT3692A is an improved version of the LT3692 with reduced minimum on-time.

TYPICAL APPLICATION

3.3V and 1.2V 2-Stage Dual Step-Down Multi-Frequency Converter



Independent Synchronized Switching Frequencies Extend Full Frequency Input Range



3692afb





ABSOLUTE MAXIMUM RATINGS (Note 1)

V _{IN1/2} , SHDN1/2, CMPO1/2	40V
V _{IN1/2} Transient (Note 2)	
SW1/2	
BST1/2	
BST1/2 Pin Above SW1/2	25V
IND1/2, V _{OUT1/2}	40V
FB1/2, CMPI1/2, SS1/2	
RT/SYNC	5V
DIV, ILIM1/2	3.0V

V _{C1/2} , T _J	±100μA
Operating Junction Temperature Ran	ge (Note 3)
LT3692AEUH	40°C to 125°C
LT3692AIUH	40°C to 125°C
LT3692AHUH	40°C to 150°C
LT3692AEFE	40°C to 125°C
LT3692AIFE	40°C to 125°C
LT3692AHFE	40°C to 150°C
Storage Temperature Range	65°C to 150°C

PIN CONFIGURATION





ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3692AEUH#PBF	LT3692AEUH#TRPBF	3692A	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C
LT3692AIUH#PBF	LT3692AIUH#TRPBF	3692A	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 125°C
LT3692AHUH#PBF	LT3692AHUH#TRPBF	3692A	32-Lead (5mm × 5mm) Plastic QFN	-40°C to 150°C
LT3692AEFE#PBF	LT3692AEFE#TRPBF	3692AFE	38-Lead Plastic TSSOP	-40°C to 125°C
LT3692AIFE#PBF	LT3692AIFE#TRPBF	3692AFE	38-Lead Plastic TSSOP	-40°C to 125°C
LT3692AHFE#PBF	LT3692AHFE#TRPBF	3692AFE	38-Lead Plastic TSSOP	-40°C to 150°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25 \,^{\circ}\text{C}$. $V_{VIN1/2} = 15 \,^{\circ}\text{U}$ unless otherwise specified. (Note 3)

PARAMETER CONDITIONS			MIN	TYP	MAX	UNITS
SHDN Voltage Threshold Ch 1/2		•	1.24	1.32	1.4	V
SHDN Input Current Ch 1/2	V _{SHDN} = 1.35V		-1	0	1	μА
V _{IN1} Undervoltage Lockout (Note 4)			2.5	2.8	3.1	V
V _{IN} Overvoltage Lockout Ch 1/2 (Note 5)			36	39	43	V
V _{IN1} Shutdown Current	V _{SHDN} = 0V	•		6	13	μА
V _{IN2} Shutdown Current	V _{SHDN} = 0V	•		0	2	μА
V _{IN1} Quiescent Current	V _{SHDN} = 2V		3	4	5	mA
V _{IN2} Quiescent Current	V _{SHDN} = 2V		400	630	1000	μА
Feedback Voltage Ch 1/2	V _{VC1/2} = 1V	•	790	806	822	mV
Feedback Voltage Regulation	$V_{VIN1/2} = 3V$ to 35V, $V_{VC1/2} = 0.5V$ to 1.4V	•	780	806	830	mV
Feedback Voltage Offset Ch 1 to Ch 2	V _{VC1/2} = 1V	•	-13	0	13	mV
Feedback Bias Current Ch 1/2	V _{VC1/2} = 1V	•	0	85	200	nA
T _J Output Voltage (Note 6)	$T_J = 25^{\circ}\text{C}$, $I_{TJ} = 25\mu\text{A}$, Temperature = 25°C $I_{TJ} = 25\mu\text{A}$, Temperature = 125°C $I_{TJ} = 25\mu\text{A}$, Temperature = -40°C			250 1.23 –380		mV V mV
T _J Error	Temperature = 25°C to 125°C	•	-100	0	100	mV
Error Amp g _m Ch 1/2	$V_{VC1/2} = 1V$, $I_{VC1/2} = \pm 10 \mu A$		300	400	500	μMho
Error Amp Source Current Ch 1/2	$V_{FB1/2} = 0.7V$, $V_{VC1/2} = 1V$		17	25	33	μА
Error Amp Sink Current Ch 1/2	V _{FB1/2} =0.9V, V _{VC1/2} = 1V		20	28	36	μА
Error Amp High Clamp Ch 1/2	$V_{FB1/2} = 0.7V$		1.7	1.9	2.1	V
Error Amp Switching Threshold Ch 1/2	$V_{FB1/2} = 0V$		0.7	0.9	1.08	V



ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{VIN1/2} = 15V$ unless otherwise specified. (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Soft-Start Source Current Ch 1/2	$V_{FB1/2} = 2V, V_{SS1/2} = 0.07V$	•	9.5	12	14.5	μА
Soft-Start V _{OH} Ch 1/2	V _{FB1/2} = 2V		1.9	2.15	2.4	V
Soft-Start Sink Current Ch 1/2	$V_{FB1/2} = 0.7V$, $V_{SS1/2} = 2V$		0.7	1.4	2	mA
Soft-Start V _{OL} Ch 1/2	V _{FB1/2} = 0V		120	160	200	mV
Soft-Start to Feedback Offset Ch 1/2	$V_{VC1/2} = 1V$, $V_{SS1/2} = 0.4V$	•	-12	0	12	mV
Soft-Start Sink Current Ch 1/2 POR	V _{FB1/2} = 2V, V _{SS1/2} = 0.14V (Note 7)		150	400	600	μА
Soft-Start POR Threshold			70	100	140	mV
Soft-Start SW Disable Ch 1/2	V _{FB1/2} = 0V (Note 7)		95	115	150	mV
CMPI Bias Current Ch 1/2	$V_{CMPI1/2} = 0.8V$		-100	0	100	nA
CMPO Leakage Ch 1/2	$V_{CMPI1/2} = 0.8V$, $V_{CMPO1/2} = 40V$,			70	500	nA
CMPI Threshold Ch 1/2	V _{CMPI1/2} Rising	•	700	720	760	mV
CMPI Threshold Ch 1/2 of V _{FB1/2}	V _{CMPI1/2} Rising (Note 8)		86	90	94	%
CMPI Hysteresis Ch 1/2	V _{CMPI1/2}		35	60	85	mV
CMPO Sink Current Ch 1/2	$V_{CMP11/2} = 0.6V$, $V_{CMP01/2} = 0.2V$,		200	300		μА
RT/SYNC Reference Current	$V_{RT/SYNC} = 0.36V$ (E- and I-Grade) $V_{RT/SYNC} = 0.36V$ (H-Grade)	•	11.3 11.2	12 12	12.7 13	μΑ μΑ
Minimum Switching Frequency	R _{RT/SYNC} =0Ω		50	110	150	kHz
Switching Frequency	R _{RT/SYNC} = 28k		925	1	1075	kHz
Maximum Switching Frequency	R _{RT/SYNC} =100k		2.25	2.5	3.0	MHz
Switching Phase Angle Ch 1 ≥ Ch 2				185		Deg
DIV Reference Current	$V_{DIV} = 1V$	•	10.7	12	13.3	μА
CH1 DIV 2 Threshold	$R_{RT/SYNC} = 0V$		0.44	0.5	0.56	V
CH1 DIV 4 Threshold	$R_{RT/SYNC} = 0V$		0.89	1.0	1.06	V
CH1 DIV 8 Threshold	R _{RT/SYNC} = 0V		1.39	1.5	1.56	V
CLKOUT V _{OL}				0.25		V
CLKOUT V _{OH}				2		V
CLKOUT to SW10N Delay (t _{DCLKOSW1})	CLKOUT Rising			60		ns
CLKOUT to SW2ON Delay (t _{DCLKOSW2})	CLKOUT Falling			30		ns
RT/SYNC to CLKOUT Delay (t _{DRTSYNCH})	V _{RT/SYNC} = 0V to 2V Rising Edge			300		ns
RT/SYNC to CLKOUT Delay (t _{DRTSYNCL})	V _{RT/SYNC} = 2V to 0V Falling Edge			150		ns
SYNC Frequency Range			250		2000	kHz
SYNC Phase Angle Ch 1 to Ch 2	SYNC Frequency = 250kHz			180		Deg
Minimum Switch On-Time Ch 1/2				140	_	ns
Minimum Switch Off-Time Ch 1/2				200		ns

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25$ °C. $V_{VIN1/2} = 15V$ unless otherwise specified. (Note 3)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Boost for 100% DC Ch 1/2 (Note 9)			1.6	2.2	2.6	V
IND + V _{OUT} Current Ch 1/2	V _{VOUT1/2} = 0V V _{VOUT1/2} = 5V			1.5 0.5	5 5	μΑ μΑ
ILIM1/2 Reference Current	V _{ILIM} = 0V	•	10	12	16	μА
IND to V _{OUT} Maximum Current Ch 1/2	V _{ILIM1/2} = 0V, V _{VOUT} = 1V (Note 10) V _{ILIM1/2} = 0V, V _{VOUT} = 5V (Note 10) V _{ILIM1/2} = 0.5V, V _{VOUT} = 1V (Note 10) V _{ILIM1/2} = 0.5V, V _{VOUT} = 5V (Note 10) V _{ILIM1/2} = 1.5V, V _{VOUT} = 1V (Note 10) V _{ILIM1/2} = 1.5V, V _{VOUT} = 5V (Note 10)	•	0.8 1.25 1.4 1.8 3.7 3.7	1.8 2 2.2 2.6 4.6 4.6	2.6 3.0 3.6 3.8 5.8 5.8	A A A A A
Switch Leakage Current Ch 1/2	V _{SW1/2} = 0V	•		1	10	μА
Switch Saturation Voltage Ch 1/2	I _{SW1/2} = 500mA, V _{BST1/2} = 18V I _{SW1/2} = 3A, V _{BST1/2} = 18V			100 300		mV mV
Boost Current Ch 1/2	I _{SW1/2} = 500mA, V _{BST1/2} = 8V I _{SW1/2} = 3A, V _{BST1/2} = 8V		7 35	13 55	40 85	mA mA
Minimum Boost Voltage Ch1/2 (Note 11)	$I_{SW1/2} = 3A, V_{BST1/2} = 8V$		1.6	2.2	3.0	V

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Absolute Maximum Voltage at $V_{\text{IN1/2}}$ and SHDN1/2 pins is 60V for nonrepetitive 1 second transients and 40V for continuous operation.

Note 3: The LT3692AEUH/LT3692AEFE is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3692AIUH/LT3692AIFE is guaranteed over the full –40°C to 125°C operating junction temperature range. The LT3692AHUH/LT3692AHFE is guaranteed over the full –40°C to 150°C operating junction temperature range. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C.

Note 4: V_{IN} undervoltage lockout is defined as the voltage which the V_{IN} pin must exceed for operation. The threshold guarantees that internal bias lines are regulated and switching frequency is constant. Actual minimum input voltage to maintain a regulated output will depend upon output voltage and load current. See the Applications Information section.

Note 5: $V_{|N}$ overvoltage lockout is defined as the voltage when exceeded halts converter operation. See the Applications Information section.

Note 6: The T_J output voltage represents the temperature at the center of the die while dissipating quiescent power. Due to switch power dissipation and temperature gradients across the die, the T_J output voltage measurement does not guarantee that absolute maximum junction temperature will not be exceeded.

Note 7: An internal power on reset (POR) latch is set on the positive transition of the SHDN1/2 pin through its threshold, thermal shutdown or overvoltage lockout. The output of the latch activates current sources on each SS pin which typically sink $400\mu A$ and discharge the SS capacitor. The latch is reset when both SS pins are driven below the soft-start POR threshold or the SHDN pin is taken below its threshold.

Note 8: The threshold is expressed as a percentage of the feedback reference voltage for the channel.

Note 9: To enhance dropout operation, the output switch will be turned off for the minimum off-time only when the voltage across the boost capacitor drops below the minimum boost for 100% duty cycle threshold.


Note 10: The IND to V_{OUT} maximum current is defined as the value of current flowing from the IND pin to the V_{OUT} pin which resets the switch latch when the V_C pin is at its high clamp.

Note 11: This is the minimum voltage across the boost capacitor needed to guarantee full saturation of the internal power switch.




TYPICAL PERFORMANCE CHARACTERISTICS


Shutdown Threshold and Minimum Input Voltage vs Temperature




V_{IN} Overvoltage Threshold vs Temperature




Shutdown Quiescent Current vs Temperature




FB Voltage and CH1-CH2 FB Offset vs Temperature




T_J Output Voltage vs Temperature




Error Amplifier Transconductance vs Temperature



Soft-Start-to-Feedback Offset vs Temperature



Comparator Thresholds




3692afb




TYPICAL PERFORMANCE CHARACTERISTICS


Comparator Sink Current vs Temperature



Switching Frequency vs Temperature




Switching Phase vs Temperature




3692a G11


CLKOUT-to-SW1 Delay vs Temperature



RT/SYNC-to-CLKOUT and SW1 **Delay vs Temperature**




Synchronization Duty Cycles vs Temperature




3692a G14

DIV Voltage Threshold vs Temperature





Switch Saturation Voltage








TYPICAL PERFORMANCE CHARACTERISTICS


















3692a G20



3692afb



PIN FUNCTIONS

BST1/BST2: The BST pin provides a higher than V_{IN} base drive to the power NPN to ensure a low switch drop. If the voltage between the BST pin and the V_{IN} pin is less than the voltage required to fully turn on the power NPN, the power switch is turned off to recharge the BST capacitor.

CMPI1/CMPI2: The CMPI pin is an input to a comparator with a threshold of 720mV and 60mV of hysteresis. Connecting the CMPI pin to the FB pin will generate a power good signal when the output is within 90% of its regulated value.

CMPO1/CMPO2: The CMPO pin is an open-collector output that sinks current when the CMPI pin falls below its threshold. For a typical input voltage above 2.8V, its output state remains true, although during shutdown, V_{IN1} undervoltage lockout or thermal shutdown, its current sink capability is reduced. The COMPO pins can be left open circuit or tied together to form a single power good signal.

DIV: The voltage present at the DIV pin determines the ratio of channel 1 frequency to the master clock frequency set by the RT/SYNC pin. The DIV pin is driven by an internal current source with a typical value of $12\mu A$ which allows a single resistor from the DIV pin to ground to set the DIV voltage and resulting channel 1 frequency divider. Ratios of 1, 2, 4 and 8 are available. See the Applications Information section for more information.

DNC: Do Not Connect.

GND: The exposed pad pin is the **only ground connection** for the device. The exposed pad should be soldered to a large copper area to reduce thermal resistance. The GND pin is common to both channels and also serves as small-signal ground. For ideal operation all small-signal ground paths should connect to the GND pin at a single point avoiding any high current ground returns.

FB1/FB2: The FB pin is the negative input to the error amplifier. The output switches to regulate this pin to 806mV with respect to the exposed ground pad. Bias current flows out of the FB pin.

ILIM1/ILIM2: The voltage present at the ILIM pin determines the peak inductor current for the channel. The ILIM pin is driven by an internal current source with a typical value of $12\mu A$. A resistor from the ILIM pin to ground sets the ILIM voltage. The maximum current limit range is 4.8A to 2A when the ILIM voltages are 1.5V and 0V respectively.

IND1/IND2: The IND pin is the input to the internal sense resistor that measures current flowing in the inductor. When the current in the resistor exceeds the current dictated by the V_C pin, the SW latch is held in reset, disabling the output switch. Bias current flows out of the IND pin.

RT/SYNC: The voltage present at the RT/SYNC pin determines the constant switching frequency. The RT/SYNC pin is driven by an internal current source with a typical value of 12µA which allows a single resistor from the RT/SYNC pin to ground to set the RT/SYNC voltage and resulting switching frequency. Minimum switching frequency is typically 110kHz when $V_{RT/SYNC}$ is 0V and maximum switching frequency is typically 2.5MHz when $V_{RT/SYNC}$ is above 950mV.

Driving the RT/SYNC pin with an external clock signal will synchronize the switch to the applied frequency. Synchronization occurs on the rising edge of the clock signal after the clock signal is detected. Each rising clock edge initiates an oscillator ramp reset. A gain control loop servos the oscillator charging current to maintain constant oscillator amplitude. Hence, the slope compensation and channel phase relationship remain unchanged. If the clock signal is removed, the oscillator reverts to resistor mode after the synchronization detection circuitry times out. The clock source impedance should be set such that the current out of the RT/SYNC pin in resistor mode generates a frequency roughly equivalent to the synchronization frequency. See the Applications Information section for more information.



PIN FUNCTIONS

SHDN1/SHDN2: The shutdown pin is used to control each channel's operation. In addition to controlling channel 1, the SHDN1 pin also activates control circuitry for both channels and must be present for channel 2 to operate. When SHDN1 is below its threshold, quiescent current is reduced to a typical value of $6\mu A$. Independent channel UVLO can be programmed by connecting the SHDN pin to an input voltage divider. See the Applications Information section for more information. If the shutdown features are not used, the SHDN pin should be tied to V_{IN} .

\$\$1/\$\$2: Current flowing out the SS pin into an external capacitor defines the rise time of the output voltage. When the SS pin is lower than the 0.806V reference, the feedback is regulated to the SS voltage. When the SS pin exceeds the reference voltage, the output will regulate the FB pin voltage to 0.806V and the SS pin will continue to rise until its clamp voltage. During an output overload, the V_C pin is driven above the maximum switch current level activating its voltage clamp. When the V_C clamp is activated, the SS pin is discharged until the output reaches a regulation point that the maximum output current can maintain. When the overload condition is removed, the output soft starts from that voltage. In the case of a SHDN or thermal shutdown event, a power on reset latch ensures the capacitors on both channels are fully discharged before either is released. Connecting both SS pins together ensures the outputs track together.

CLKOUT: The CLKOUT pin generates a square wave of 0V to 2.5V which is synchronized to the internal oscillator. If the switching frequency is set by an external resistor the resultant clock duty cycle will be 50%. If the RT/SYNC pin is driven by an external clock source, the resultant CLKOUT duty cycle will mirror the external source.

SW1/SW2: The SW pin is the emitter of the internal power NPN. At switch off, the inductor will drive this pin below ground with a high dV/dt. An external Schottky catch diode to ground, close to the SW pin and respective V_{IN} decoupling capacitor's ground, must be used to prevent this pin from excessive negative voltages.

 T_J : The T_J pin outputs a voltage proportional to junction temperature. The pin is 250mV for 25°C and has a slope of 10mV/°C. See the Applications Information section for more information.

 V_{C1}/V_{C2} : The V_C pin is the output of the error amplifier and the input to the peak switch current comparator. It is normally used for frequency compensation, but can also be used as a current clamp or control loop override. If the error amplifier drives V_C above the maximum switch current level, a voltage clamp activates. This indicates that the output is overloaded and current is pulled from the SS pin reducing the regulation point.

 $m V_{IN1}$: The $\rm V_{IN1}$ pin powers the internal control circuitry for both channels and is monitored by overvoltage/undervoltage lockout comparators. The $\rm V_{IN1}$ pin is also connected to the collector of channel 1's on-chip power NPN switch. The $\rm V_{IN1}$ pin has high dl/dt edges and must be decoupled to ground close to the pin of the device.

 V_{IN2} : The V_{IN2} pin powers the output stage for channel 2 and is monitored by overvoltage/undervoltage lockout comparators. V_{IN1} voltage must be greater than typically 2.8V for V_{IN2} operation. The V_{IN2} pin is also the collector of channel 2's on-chip power NPN switch. The V_{IN2} pin has high dl/dt edges and must be decoupled to ground close to the pin of the device.

 V_{OUT1}/V_{OUT2} : The V_{OUT} pin is the output to the internal sense resistor that measures current flowing in the inductor. When the current in the resistor exceeds the current dictated by the V_C pin, the SW latch is held in reset disabling the output switch. Bias current flows out of the V_{OUT} pin.



BLOCK DIAGRAM




Figure 1. LT3692A Block Diagram

The LT3692A is a dual channel, constant frequency, current mode buck converter with internal 3.8A switches. Each channel can be independently controlled with the exception that V_{IN1} must be above the typically 2.8V undervoltage lockout threshold to power the common internal regulator, oscillator and thermometer circuitry.

If the SHDN1 pin is taken below its 1.32V threshold the LT3692A will be placed in a low quiescent current mode. In this mode the LT3692A typically draws $6\mu A$ from V_{IN1} and $<1\mu A$ from V_{IN2} . When the SHDN pin is driven above 1.32V, the internal bias circuits turn on generating an internal regulated voltage, $0.806V_{FB}$, $12\mu A$ RT/SYNC, DIV and ILIM current references, and a POR signal which sets the soft-start latch.

Once the internal reference reaches its regulation point, the internal oscillator will start generating a master clock signal for the two regulators at a frequency determined by the voltage present at the RT/SYNC pin. The channel 1 clock is then divided by 1, 2, 4 or 8 depending on the voltage

present at the DIV pin. Channel 2's clock runs at the master clock frequency with a 180° phase shift from channel 1.

Alternatively, if a synchronization signal is detected by the LT3692A the RT/SYNC pin, the master clock will be generated at the incoming frequency on the rising edge of the synchronization pulse with channel 1 in phase with the synchronization signal. Frequency division and phase remains the same as the internally generated master clock.

In addition, the internal slope compensation will be automatically adjusted to prevent subharmonic oscillation during synchronization. In either mode of oscillator operation, a square wave with the master clock frequency, synchronized to channel 1 is present at the CLKOUT pin.

The two regulators are constant frequency, current mode step-down converters. Current mode regulators are controlled by an internal clock and two feedback loops that control the duty cycle of the power switch. In addition to



BLOCK DIAGRAM

the normal error amplifier, there is a current sense amplifier that monitors switch current on a cycle-by-cycle basis. This technique means that the error amplifier commands current to be delivered to the output rather than voltage. A voltage fed system will have low phase shift up to the resonant frequency of the inductor and output capacitor, then an abrupt 180° shift will occur. The current fed system will have 90° phase shift at a much lower frequency, but will not have the additional 90° shift until well beyond the LC resonant frequency. This makes it much easier to frequency compensate the feedback loop and also gives much quicker transient response.

The Block Diagram in Figure 1 shows only one of the switching regulators whose operation will be discussed below. The additional regulator will operate in a similar manner with the exception that its clock will be 180° out-of-phase with the other regulator.

When, during power-up, an internal POR signal sets the soft-start latch, both SS pins will be discharged to ground to ensure proper start-up operation. When the SS pin voltage drops below 100mV, the V_{C} pin is driven low disabling switching and the soft-start latch is reset. Once the latch is reset the soft-start capacitor starts to charge with a typical value of $12\mu A$.

As the voltage rises above 115mV on the SS pin, the V_C pin will be driven high by the error amplifier. When the voltage on the V_C pin exceeds 0.9V, the clock set-pulse sets the driver flip-flop, which turns on the internal power NPN switch. This causes current from V_{IN}, through the NPN switch, inductor and internal sense resistor to increase. When the voltage drop across the internal sense resistor exceeds a predetermined level set by the voltage on the V_C pin, the flip-flop is reset and the internal NPN switch is turned off. Once the switch is turned off the inductor will drive the voltage at the SW pin low until the external Schottky diode starts to conduct, decreasing the current in the inductor. The cycle is repeated with the start of each clock cycle. However, if the internal sense resistor voltage exceeds the predetermined level at the start of a clock cycle, the flip-flop will not be set resulting in a further decrease in inductor current. Since the output current is controlled by the V_C voltage, output regulation is achieved by the error amplifier continually adjusting the V_C pin voltage.

The error amplifier is a transconductance amplifier that compares the FB voltage to the lowest voltage present at either the SS pin or an internal 806mV reference. Compensation of the loop is easily achieved with a simple capacitor or series resistor/capacitor from the V_C pin to ground.

The regulators' maximum output current occurs when the V_{C} pin is driven to its maximum clamp value by the error amplifier. The value of the typical maximum switch current can be programmed from 4.8A to 2A by placing a resistor from the ILIM pin to ground.

Since the SS pin is driven by a constant current source, a single capacitor on the soft-start pin will generate controlled linear ramp on the output voltage.

If the current demanded by the output exceeds the maximum current dictated by the $V_{\mathbb{C}}$ pin clamp, the SS pin will be discharged, lowering the regulation point until the output voltage can be supported by the maximum current. Once the overload condition is removed, the regulator will soft-start from the overload regulation point.

Shutdown control, V_{IN} overvoltage, or thermal shutdown will set the soft-start latch, resulting in a complete soft-start sequence.

The switch driver operates from either the V_{IN} or BST voltage. An external diode and capacitor are used to generate a drive voltage higher than V_{IN} to saturate the output NPN and maintain high efficiency. If the BST capacitor voltage is sufficient, the switch is allowed to operate to 100% duty cycle. If the boost capacitor discharges towards a level insufficient to drive the output NPN, a BST pin comparator forces a minimum cycle off time, allowing the boost capacitor to recharge.

A comparator with a threshold of 720mV and 60mV of hysteresis is provided for detecting error conditions. The CMPO output is an open-collector NPN that is off when the CMPI pin is above the threshold allowing a resistor to pull the CMPO pin to a desired voltage.

The voltage present at the T_J pin is proportional to the junction temperature of the LT3692A. The T_J pin will be 250mV for a die temperature of 25°C and will have a slope of 10mV/°C.

LINEAR TECHNOLOGY

Choosing the Output Voltage

The output voltage is programmed with a resistor divider between the output and the FB pin. Choose the 1% resistors according to:

$$R1 = R2 \bullet \left(\frac{V_{OUT}}{0.806} - 1 \right)$$

R2 should be 10k or less to avoid bias current errors. Reference designators refer to the Block Diagram in Figure 1.

Choosing the Switching Frequency

The LT3692A switching frequency is set by resistor R3 in Figure 1. The RT/SYNC pin is driven by a 12 μ A current source. Setting resistor R3 sets the voltage present at the RT/SYNC pin which determines the master oscillator frequency as illustrated in Figure 2. The R3 resistance (in $k\Omega$) may be calculated from the desired switching frequency (in kHz) by the equation:

$$R3 = 1.86E-6 \bullet F_{SW}^2 + 2.81E-2 \bullet F_{SW} - 1.76$$




Figure 2. Switching Frequency vs RT/SYNC Resistance

for frequencies between 150kHz and 2250kHz. A 0V to 2.5V square wave with the same frequency as the master oscillator and in phase with channel 1 is output via the CLKOUT pin. The CLKOUT signal can be used to synchronize multiple switching regulators.

To alleviate duty cycle restrictions due to minimum switch-on times, channel 1's switching frequency can be divided from the master clock by 1, 2, 4 or 8 determined by resistor R_{DIV} in Figure 1. Channel 2's switching frequency is not affected by the DIV pin. The DIV pin is driven by a $12\mu\text{A}$ current source. Setting resistor R_{DIV} sets the voltage present at the DIV pin which determines the divisor as shown in Table 1. The DIV pin doesn't have any input hysteresis near the ratio thresholds.

Table 1. Channel 1 Divisor vs V_{DIV}

DIV VOLTAGE	FREQUENCY RATIO	R _{DIV}
$V_{DIV} < 0.5V$	1	0
$0.5V < V_{DIV} < 1.0V$	2	61.9k
$1.0V < V_{DIV} < 1.5V$	4	102k
1.5V < V _{DIV}	8	150k

The switching frequency is typically set as high as possible to reduce overall solution size. The LT3692A employs techniques to enhance dropout at high frequencies but efficiency and maximum input voltage decrease due to switching losses and minimum switch-on times.

The maximum recommended frequency can be approximated by the equation:

Frequency (Hz) =
$$\frac{V_{OUT} + V_D}{V_{IN} - V_{SW} + V_D} \bullet \frac{1}{t_{ON(MIN)}}$$

where V_D is the forward voltage drop of the catch diode (D1 Figure 2), V_{SW} is the voltage drop of the internal switch, and $t_{ON(MIN)}$ in the minimum on-time of the switch.



Table 2. Efficiency and Size Comparisons for Different RRT/SYNC Values, 3.3V Output

FREQUENCY	RT/SYNC	EFFICIENCY V _{VIN1/2} = 12V	V _{IN(MAX)} †	L*	C*	C + L (Area)
250kHz	5.90k	88%	39V	12µH	120µF	59.8mm ²
500kHz	13.0k	87%	39V	5.6µH	60μF	54.6mm ²
1000kHz	28.0k	84%	26V	3.3µH	30μF	51.9mm ²
1500kHz	44.2k	82%	18V	1.5µH	22µF	46.9mm ²
2250kHz	69.8k	78%	12V	1μΗ	15µF	19.1mm ²

[†] V_{IN(MAX)} is defined as the highest typical input voltage that maintains constant output voltage ripple. * Inductor and capacitor values chosen for stability and constant ripple current.

The following example along with the data in Table 2 illustrates the trade-offs of switch frequency selection for a single input voltage system.

Example.

$$V_{IN} = 25V$$
, $V_{OUT} = 3.3V$, $I_{OUT} = 2.5A$, $t_{ON(MIN)} = 140ns$, $V_{D} = 0.6V$, $V_{SW} = 0.4V$:

Max Frequency =
$$\frac{3.3 + 0.6}{25 - 0.4 + 0.6} \cdot \frac{1}{140 \text{ns}} \sim 1.1 \text{MHz}$$

RT/SYNC ~ 31.6k Ω (Figure 2)

Input Voltage Range

Once the switching frequency has been determined, the input voltage range of the regulator can be determined. The minimum input voltage is determined by either the LT3692A's minimum operating voltage of ~2.8V, or by its maximum duty cycle. The duty cycle is the fraction of time that the internal switch is on during a clock cycle. Unlike most fixed frequency regulators, the LT3692A will not switch off at the end of each clock cycle if there is sufficient voltage across the boost capacitor (C3 in Figure 1) to fully saturate the output switch.




Figure 3. Timing Diagram RT/SYNC = 28.0k, $t_P = 1\mu s$, $V_{DIV} = 0V$

Forcing switch-off for a minimum time will only occur at the end of a clock cycle when the boost capacitor needs to be recharged. This operation has the same effect as lowering the clock frequency for a fixed off time, resulting in a higher duty cycle and lower minimum input voltage. The resultant duty cycle depends on the charging times of the boost capacitor and can be approximated by the following equation:

$$DC_{MAX} = \frac{1}{1 + \frac{1}{B}}$$

where B is 3A divided by the typical boost current from the Electrical Characteristics table.

This leads to a minimum input voltage of:

$$V_{IN(MIN)} = \frac{V_{OUT} + V_{D}}{DC_{MAX}} - V_{D} + V_{SW}$$

where V_{SW} is the voltage drop of the internal switch.

Figure 4 shows a typical graph of minimum input voltage vs load current for the 3.3V output shown in Figure 15.




Figure 4. Minimum Input Voltage vs Load Current

3692afh

The maximum input voltage is determined by the absolute maximum ratings of the V_{IN} and BST pins and by the frequency and minimum duty cycle. The minimum duty cycle is defined as:

$$DC_{MIN} = t_{ON(MIN)} \bullet Frequency$$

Maximum input voltage as:

$$V_{IN(MAX)} = \frac{V_{OUT} + V_{D}}{DC_{MIN}} - V_{D} + V_{SW}$$

Note that the LT3692A will regulate if the input voltage is taken above the calculated maximum voltage as long as maximum ratings of the V_{IN} and BST pins are not violated. However operation in this region of input voltage will exhibit pulse-skipping behavior.

Example:

 $V_{OUT} = 3.3V$, $I_{OUT} = 1A$, frequency = 1MHz, temperature = 25°C, $V_{SW} = 0.1V$, B = 50 (from boost characteristics specification), $V_D = 0.4V$, $t_{ON(MIN)} = 140$ ns:

$$DC_{MAX} = \frac{1}{1 + \frac{1}{50}} = 98\%$$

$$V_{IN(MIN)} = \frac{3.3 + 0.4}{0.98} - 0.4 + 0.1 = 3.48V$$

$$DC_{MIN} = t_{ON(MIN)} \bullet Frequency = 0.14$$

$$V_{IN(MAX)} = \frac{3.3 + 0.4}{0.14} - 0.4 + 0.1 = 26.1V$$




Figure 5. Timing Diagram RT/SYNC = 28.0k, $t_P = 1\mu s$, $V_{DIV} = 0.75V$

In cases where multiple input voltages are present, or the $V_{\text{IN}}/V_{\text{OUT}}$ ratio for channel 1 is significantly different than channel 2, channel 1's frequency can be divided by a factor of 2, 4 or 8 from the programmed value by setting the DIV pin resistor to the appropriate value. Dividing channel 1's frequency will increase the maximum input voltage by the same ratio. Channel 1's external components will have to be chosen according to the resulting frequency.

Example:

 V_{OUT} = 3.3V, I_{OUT} = 1A, frequency = 1MHz, temperature = 25°C, V_{SW} = 0.1V, B = 50 (from boost characteristics specification), V_D = 0.4V, $t_{ON(MIN)}$ = 140ns. V_{DIV} = 0.75V.

$$DC_{MIN1} = t_{ON(MIN1)} \bullet Frequency/2 = 0.07$$

$$V_{IN1(MAX)} = \frac{3.3 + 0.4}{0.07} - 0.4 + 0.1 = >39V$$

Inductor Selection and Maximum Output Current

A good first choice for the LT3692A inductor value is:

$$L = \frac{V_{OUT}}{f}$$

where f is frequency in MHz and L is in μ H.

With this value the maximum load current will be ~3.5A, independent of input voltage. The inductor's RMS current rating must be greater than your maximum load current and its saturation current should be higher than the maximum peak switch current, and will reduce the output voltage ripple.

If the maximum load for a single channel is lower than 2.5A, then you can decrease the value of the inductor and operate with higher ripple current, or you can adjust the maximum switch current for the channel via the ILIM pin. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency.

The peak inductor and switch current is:

$$I_{SW(PK)} = I_{L(PK)} = I_{OUT} + \frac{\Delta I_L}{2}$$

To maintain output regulation, this peak current must be less than the LT3692A's switch current limit, ILIM. ILIM

3692afb



can be set between 2A and 4.8A for each channel via a resistor from the ILIM pin to ground. The ILIM pin is driven by a $12\mu\text{A}$ current source. Setting resistor R_{LIM} sets the voltage present at the ILIM pin which determines the maximum switch current as illustrated in Figure 6. A capacitor from the ILIM pin to ground, or a resistor divider from the output, can be used to limit the peak current during start-up. If a capacitor is used it must be discharged before power-up to ensure proper operation (see 3.3V and 2.5V Dual Step-Down Converter in Typical Applications).

Referring to Figure 6, as the peak current limit is reduced, slope compensation further reduces the peak current with increasing duty cycle.

When the ILIM pin is used to reduce the peak switch current, the equation for inductor choice becomes:

$$L = \frac{50 \cdot V_{OUT}}{f \cdot R_{ILIM}} \text{ for } R_{ILIM} > 24.9 \text{k}\Omega$$

where f is frequency in MHz, L in μ H and R in $k\Omega$.




Figure 6. Peak Switch Current vs ILIM Resistor

Input Capacitor Selection

Bypass the inputs of the LT3692A circuit with a $4.7\mu F$ or higher ceramic capacitor of X7R or X5R type. A lower value or a less expensive Y5V type can be used if there is additional bypassing provided by bulk electrolytic or tantalum capacitors.

When the LT3692A's input supplies are operated at different input voltages, an input capacitor sized for that channel should be placed as close as possible to the respective V_{IN} pins.

A caution regarding the use of ceramic capacitors at the input. A ceramic input capacitor can combine with stray inductance to form a resonant tank circuit. If power is applied quickly (for example by plugging the circuit into a live power source) this tank can ring, doubling the input voltage and damaging the LT3692A. The solution is to either clamp the input voltage or dampen the tank circuit by adding a lossy capacitor in parallel with the ceramic capacitor. For details, see Application Note 88.

Output Capacitor Selection

Typically step-down regulators are easily compensated with an output crossover frequency that is 1/10 of the switching frequency. This means that the time that the output capacitor must supply the output load during a transient step is ~2 or 3 switching periods. With an allowable 1% drop in output voltage during the step, a good starting value for the output capacitor can be expressed by:

$$C_{VOUT} = \frac{\text{Max Load Step}}{\text{Frequency} \cdot 0.01 \cdot V_{OUT}}$$

Example:

 $V_{OUT} = 3.3V$, Frequency = 1MHz, Max Load Step = 2A.

$$C_{VOUT} = \frac{2}{1E6 \cdot 0.01 \cdot 3.3V} = 60 \mu F$$

The calculated value is only a suggested starting value. Increase the value if transient response needs improvement or reduce the capacitance if size is a priority. The output capacitor filters the inductor current to generate an output with low voltage ripple. It also stores energy in order to satisfy transient loads and to stabilize the LT3692A's control loop. The switching frequency of the LT3692A determines the value of output capacitance required. Also, the current mode control loop doesn't require the presence of output capacitor series resistance (ESR). For these reasons, you are free to use ceramic capacitors to achieve very low output ripple and small circuit size.

TECHNOLOGY TECHNOLOGY

3692afb

You can also use electrolytic capacitors. The ESRs of most aluminum electrolytics are too large to deliver low output ripple. Tantalum and newer, lower ESR organic electrolytic capacitors intended for power supply use, are suitable and the manufacturers will specify the ESR. The choice of capacitor value will be based on the ESR required for low ripple. Because the volume of the capacitor determines its ESR, both the size and the value will be larger than a ceramic capacitor that would give you similar ripple performance. One benefit is that the larger capacitance may give better transient response for large changes in load current. Table 3 lists several capacitor vendors.

Table 3

VENDOR	TYPE	SERIES
Taiyo Yuden	Ceramic X5R, X7R	
AVX	Ceramic X5R, X7R Tantalum	
Kemet	Tantalum TA Organic AL Organic	T491, T494, T495 T520 A700
Sanyo	TA/AL Organic	POSCAP
Panasonic	AL Organic	SP CAP
TDK	Ceramic X5R, X7R	

Catch Diode

The diode D1 conducts current only during switch-off time. Use a Schottky diode to limit forward voltage drop to increase efficiency. The Schottky diode must have a peak reverse voltage that is equal to regulator input voltage and sized for average forward current in normal operation. Average forward current can be calculated from:

$$I_{D(AVG)} = \frac{I_{OUT}}{V_{IN}} \bullet (V_{IN} - V_{OUT})$$

With a shorted condition, diode current will increase to the typical value determined by the peak switch current limit of the LT3692A set by the ILIM pin. This is safe for short periods of time, but it would be prudent to check with the diode manufacturer if continuous operation under these conditions can be tolerated.

BST Pin Considerations

The capacitor and diode tied to the BST pin generate a voltage that is higher than the input voltage. In most cases a 0.47µF capacitor and a small Schottky diode (such as the CMDSH-4E) will work well. To ensure optimal performance at duty cycles greater than 80%, use a 0.5A Schottky diode (such as a PMEG4005). Almost any type of film or ceramic capacitor is suitable, but the ESR should be <1 Ω to ensure it can be fully recharged during the off time of the switch. The capacitor value can be approximated by:

$$C_{BST} = \frac{I_{OUT(MAX)} \bullet V_{OUT}}{5 \bullet V_{IN} (V_{OUT} - 2) \bullet f}$$

where $I_{OUT(MAX)}$ is the maximum load current.

Figure 7 shows four ways to arrange the boost circuit. The BST pin must be more than 3V above the SW pin for full efficiency. Generally, for outputs of 3.3V and higher the standard circuit (Figure 7a) is the best. For lower output voltages the boost diode can be tied to the input (Figure 7b). The circuit in Figure 7a is more efficient because the BST pin current comes from a lower voltage source. Figure 7c shows the boost voltage source from available DC sources that are greater than 3V. The highest efficiency is attained by choosing the lowest boost voltage above 3V. For example, if you are generating 3.3V and 1.8V and the 3.3V is on whenever the 1.8V is on, the 1.8V boost diode can be connected to the 3.3V output. In any case, you must also be sure that the maximum voltage at the BST pin is less than the maximum specified in the Absolute Maximum Ratings section.

The boost circuit can also run directly from a DC voltage that is higher than the input voltage by more than 3V, as in Figure 7d. The diode is used to prevent damage to the LT3692A in case V_X is held low while V_{IN} is present. The circuit saves several components (both BST pins can be tied to D2). However, efficiency may be lower and dissipation in the LT3692A may be higher. Also, if V_X is absent, the LT3692A will still attempt to regulate the output, but will do so with very low efficiency and high dissipation because the switch will not be able to saturate, dropping 1.5V to 2V in conduction.






Figure 7. BST Pin Considerations

The minimum input voltage of an LT3692A application is limited by the minimum operating voltage (typically 2.8V) and by the maximum duty cycle as outlined above. For proper start-up, the minimum input voltage is also limited by the boost circuit. If the input voltage is ramped slowly, or the LT3692A is turned on with its SS pin when the output is already in regulation, then the boost capacitor may not be fully charged. Because the boost capacitor is charged with the energy stored in the inductor, the circuit will rely on some minimum load current to get the boost circuit running properly. This minimum load will depend on input and output voltages, and on the arrangement of the boost circuit. The Typical Performance Characteristics section shows plots of the minimum load current to start and to run as a function of input voltage for 3.3V outputs. In many cases the discharged output capacitor will present a load to the switcher which will allow it to start. The plots show the worst-case situation where V_{IN} is ramping very slowly. Use a Schottky diode for the lowest start-up voltage.

Outputs Greater Than 6V

For outputs greater than 6V, add a resistor of 1k to 2.5k across the inductor to damp the discontinuous ringing of the SW node, preventing unintended SW current. The 12V output circuit in the Typical Applications section shows the location of this resistor.

Frequency Compensation

The LT3692A uses current mode control to regulate the output. This simplifies loop compensation. In particular, the LT3692A does not require the ESR of the output capacitor for stability so you are free to use ceramic capacitors to achieve low output ripple and small circuit size. Frequency compensation is provided by the components tied to the V_C pin. Generally a capacitor and a resistor in series to ground determine loop gain. In addition, there is a lower value capacitor in parallel. This capacitor is not part of the loop compensation but is used to filter noise at the switching frequency.

TECHNOLOGY TECHNOLOGY

Loop compensation determines the stability and transient performance. Designing the compensation network is a bit complicated and the best values depend on the application and in particular the type of output capacitor. A practical approach is to start with one of the circuits in this data sheet that is similar to your application and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature.

The LT1375 data sheet contains a more thorough discussion of loop compensation and describes how to test the stability using a transient load.

Figure 8 shows an equivalent circuit for the LT3692A control loop. The error amp is a transconductance amplifier with finite output impedance. The power section, consisting of the modulator, power switch and inductor, is modeled as a transconductance amplifier generating an output current proportional to the voltage at the V_{C} pin. Note that the output capacitor integrates this current, and that the capacitor on the V_{C} pin (C_{C}) integrates the error amplifier output current, resulting in two poles in the loop. In most cases a zero is required and comes from either the output capacitor ESR or from a resistor in series with C_{C} .

This simple model works well as long as the value of the inductor is not too high and the loop crossover frequency is much lower than the switching frequency. A phase lead capacitor (C_{PL}) across the feedback divider may improve the transient response.

Synchronization

The RT/SYNC pin can also be used to synchronize the regulators to an external clock source. Driving the RT/SYNC resistor with a clock source triggers the synchronization detection circuitry. Once synchronization is detected, the rising edge of SW1 will be synchronized to the rising edge of the RT/SYNC signal and the rising edge of SW2 synchronized to the falling edge of the RT/SYNC signal (see Figures 10 and 11). During synchronization, a 0V to 2.4V square wave with the same frequency and duty cycle as the synchronization signal is output via the CLKOUT pin with a typical propagation delay of 250ns. In addition, an internal AGC loop will adjust slope compensation to avoid subharmonic oscillation. If the synchronization signal is halted, the synchronization detection circuitry will timeout in typically 10µs at which time the LT3692A reverts to the free-running frequency based on the RT/SYNC pin voltage.

The synchronizing clock signal input to the LT3692A must have a frequency between 200kHz and 2MHz, a duty cycle between 20% and 80%, a low state below 0.5V and a high state above 1.6V. Synchronization signals outside of these parameters will cause erratic switching behavior. If the RT/SYNC pin is held above 1.6V at any time, switching will be disabled.

If the synchronization signal is not present during regulator start-up (for example, the synchronization circuitry is powered from the regulator output) the RT/SYNC pin must remain below 1V until the synchronization circuitry is active for proper start-up operation.




Figure 8. Model for Loop Response



If the synchronization signal powers up in an undetermined state (V_{OL} , V_{OH} , Hi-Z), connect the synchronization clock to the LT3692A as shown in Figure 9. The circuit as shown will isolate the synchronization signal when the output voltage is below 90% of the regulated output. The LT3692A will start up with a switching frequency determined by the resistor from the RT/SYNC pin to ground.

If the synchronization signal powers up in a low impedance state (V_{OL}), connect a resistor between the RT/SYNC pin and the synchronizing clock. The equivalent resistance seen from the RT/SYNC pin to ground will set the start-up frequency.

If the synchronization signal powers up in a high impedance state (Hi-Z), connect a resistor from the RT/SYNC pin to ground. The equivalent resistance seen from the RT/SYNC pin to ground will set the start-up frequency.




Figure 9. Synchronous Signal Powered from Regulator's Output




Figure 10. Timing Diagram RT/SYNC = 1MHz, Duty Cycle = 50%




Figure 11. Timing Diagram RT/SYNC = 1MHz, Duty Cycle > 50%

Reducing Input Ripple Voltage

Synchronizing the switches to the rising and falling edges of the synchronization signal provides the unique ability to reduce input ripple currents in systems where V_{IN1} and V_{IN2} are connected to the same supply. Decreasing the input current ripple reduces the required input capacitance. For example, the input ripple voltage shown in Figure 12 for a typical antiphase dual 14.4V to 8.5V and 14.4V to 3.3V regulator is decreased from a peak of 472mV to 160mV as shown in Figure 13 by driving the LT3692A with a 71% duty cycle synchronization signal.




Figure 12. Dual 14.4V/8.5V, 14.4V/3.3V with 180° Phase




Figure 13. Dual 14.4V/8.5V, 14.4V/3.3V with 256° Phase

3692afb



Shutdown and Undervoltage/Overvoltage Lockout

Typically, undervoltage lockout (UVLO) is used in situations where the input supply is current limited, or has a relatively high source resistance. A switching regulator draws constant power from the source, so source current increases as source voltage drops. This looks like a negative resistance load to the source and can cause the source to current limit or latch low under low source voltage conditions. UVLO prevents the regulator from operating at source voltages where these problems might occur.

Overvoltage lockout (OVLO) is typically used to shut down the switching regulator during potentially harmful input voltage transients.

The overvoltage lockout threshold is typically 39V. Each channel of the LT3692A is forced into shutdown when its input voltage exceeds 39V, and will survive voltages as high as 60V. When the input voltage drops back below 39V, the LT3692A goes through a POR cycle and the output soft-starts from its existing level to its regulation point.

Additionally, an internal comparator will force both channels into shutdown below the minimum V_{IN1} of 2.8V. This feature can be used to prevent excessive discharge of battery-operated systems. In addition to the V_{IN1} undervoltage lockout, both channels will be disabled when SHDN1 is less than 1.32V.

Programmable UVLO may be implemented using an input voltage divider and one of the internal comparators (see the Typical Applications section).

When the SHDN pin is taken above 1.32V, its respective channel is allowed to operate. When the SHDN pin is driven below 1.32V, its channel is placed in a low quiescent current state. There is no hysteresis on the SHDN pins.

Keep the connections from any series resistors to the SHDN pins short and make sure that the interplane or surface capacitance to switching nodes is minimized.

Soft-Start

The output of the LT3692A regulates to the lowest voltage present at either the SS pin or an internal 0.806V reference. A capacitor from the SS pin to ground is charged by an internal $12\mu A$ current source resulting in a linear output

ramp from 0V to the regulated output whose duration is given by:

$$t_{RAMP} = \frac{C_{SS} \bullet 0.806V}{12\mu A}$$

At power-up, a reset signal sets the soft-start latch and discharges both SS pins to approximately 0V to ensure proper start-up. When both SS pins are fully discharged the latch is reset and the internal 12µA current source starts to charge the SS pin.

When the SS pin voltage is below 115mV, the V_{C} pin is pulled low which disables switching. This allows the SS pin to be used as an individual shutdown for each channel.

As the SS pin voltage rises above 90mV, the V_{C} pin is released and the output is regulated to the SS voltage. When the SS pin voltage exceeds the internal 0.806V reference, the output is regulated to the reference. The SS pin voltage will continue to rise until it is clamped at typically 2.15V.

In the event of a V_{IN1} undervoltage lockout, the soft-start latch is set for both channels, triggering a full start-up sequence. If a channel's SHDN pin is driven below 1.32V, its overvoltage lockout is enabled, or the internal die temperature for its power switch exceeds its maximum rating during normal operation, the soft-start latch is set for that channel.

In addition, if the load exceeds the maximum output switch current, the output will start to drop causing the V_C pin clamp to be activated. As long as the V_C pin is clamped, the SS pin will be discharged. As a result, the output will be regulated to the highest voltage that the maximum output current can support. For example, if a 6V output is loaded by 1Ω the SS pin will drop to 0.64V, regulating the output at 4.8V (4.8A • 1Ω). Once the overload condition is removed, the output will soft start from the temporary voltage level to the normal regulation point.

Since the SS pin is clamped at typically 2.15V and has to discharge to 0.806V before taking control of regulation, momentary overload conditions will be tolerated without a soft-start recovery. The typical time before the SS pin takes control is:

$$t_{SS(CONTROL)} = \frac{C_{SS} \cdot 1.2V}{1.4mA}$$



Open-Collector Comparators

The CMPO pin is the open-collector output of an internal comparator. The comparator compares the CMPI pin voltage to 90% of the reference voltage (0.72V) with 60mV of hysteresis.

The CMPO pin has a typical sink capability of $300\mu\text{A}$ when the CMPI pin is below the threshold and can withstand 40V when the threshold is exceeded. The CMPO pin is active (sink capability is reduced in shutdown and undervoltage lockout mode) as long as the V_{IN1} pin voltage exceeds typically 2.8V.

The comparators can be used to monitor input and output voltages as well as die temperature. See the Typical Applications circuit collection for examples.

Output Tracking/Sequencing

Complex output tracking and sequencing between channels can be implemented using the LT3692A's SS and CMPO pins. Figure 14 shows several configurations for output tracking/sequencing for a 3.3V and 1.8V application.

Independent soft-start for each channel is shown in Figure 16a. The output ramp time for each channel is set by the soft-start capacitor as described in the soft-start section.

Ratiometric tracking is achieved in Figure 14b by connecting both SS pins together. In this configuration, the SS pin source current is doubled (24µA) which must be taken into account when calculating the output rise time.

By connecting a feedback network from V_{OUT1} to the SS2 pin with the same ratio that sets V_{OUT2} voltage, absolute tracking shown in Figure 14c is implemented. The minimum value of the top feedback resistor (R1) should be set such that the SS pin can be driven all the way to ground with 1.4mA of sink current when V_{OUT1} is at its regulated voltage. In addition, a small V_{OUT2} voltage offset will be present due to the SS2 12 μ A source current. This offset can be corrected for by slightly reducing the value of R2.

Figure 14d illustrates output sequencing. When V_{OUT1} is within 10% of its regulated voltage, CMPO1 releases the SS2 soft-start pin allowing V_{OUT2} to soft-start. In this case CMPO1 will be pulled up to 2V by the SS pin. If a greater

voltage is needed for CMPO1 logic, a pull-up resistor to V_{OUT1} can be used. This will decrease the soft-start ramp time and increase tolerance to momentary shorts.

If precise output ramp up and down is required, drive the SS pins as shown in Figure 14e. The minimum value of resistor (R3) should be set such that the SS pin can be driven all the way to ground with 1.4mA of sink current during power-up and fault conditions.

Application Optimization

In multiple channel applications requiring large V_{IN} to V_{OUT} ratios, the maximum frequency and resulting inductor size is determined by the channel with the largest ratio. The LT3692A's multi-frequency operation allows the user to minimize component size for each channel while maintaining constant frequency operation. The circuit in Figure 15 illustrates this approach. A 2-stage step-down approach coupled with multi-frequency operation will further reduce external component size by allowing an increase in frequency for the channel with the lower V_{IN} to V_{OUT} ratio. The drawback to this approach is that the output power capability for the first stage is determined by the output power drawn from the second stage. The dual step-down application in Figure 16 steps down the input voltage (V_{IN1}) to the highest output voltage then uses that voltage to power the second output (V_{IN2}) . V_{OUT1} must be able to provide enough current for its output plus V_{OUT2} maximum load. Note that the V_{OIIT1} voltage must be above V_{IN2} 's minimum input voltage as specified in the Electrical Characteristics (typically 2.8V) when the second channel starts to switch. Delaying channel 2 can be accomplished by either independent soft-start capacitors or sequencing with the CMP01 output.


For example, assume a maximum input of 36V:

$$V_{IN}$$
 = 36V, V_{OUT1} = 3.3V at 2A and V_{OUT2} = 1.2V at 1A.

Frequency (Hz) =
$$\frac{V_{OUT} + V_D}{V_{IN} - V_{SW} + V_D} \bullet \frac{1}{t_{ON(MIN)}}$$

$$L = \frac{\left(V_{IN} - V_{OUT}\right) \bullet V_{OUT}}{V_{IN} \bullet f}$$

LINEAR






Figure 14. SS Pin Configurations






Figure 15. 3.3V and 1.2V Dual Step-Down Multi-Frequency Converter




Figure 16. 3.3V and 1.2V 2-Stage Dual Step-Down Multi-Frequency Converter

Single Step-Down:

Frequency (Hz) =
$$\frac{1.2 + 0.6}{35V - 0.4 + 0.6} \cdot \frac{1}{140ns} \approx 350kHz$$

$$L1 = \frac{(36V - 3.3) \cdot 3.3}{36V \cdot 350kHz} \ge 8.5\mu H$$

$$L2 = \frac{(36V - 1.2) \cdot 1.2}{36V \cdot 350kHz} \ge 3.3\mu H$$

2-Stage Step-Down:

Frequency (Hz) =
$$\frac{3.3 + 0.6}{36V - 0.4 + 0.6} \cdot \frac{1}{140ns} \approx 750kHz$$

$$L1 = \frac{(36V - 3.3) \cdot 3.3}{36V \cdot 750kHz} \ge 4.0 \mu H$$

$$L2 = \frac{(3.3 - 1.2) \cdot 1.2}{3.3 \cdot 750 \text{kHz}} \ge 1.0 \mu \text{H}$$

2-Stage Step-Down Multi-Frequency:

 R_{DIV} = 100k, FREQ1 = 550kHz, FREQ2 = 2200kHz.

$$L1 = \frac{(36V - 3.3) \cdot 3.3}{36V \cdot 550 \text{kHz}} \ge 5.4 \mu \text{H}$$

$$L2 = \frac{(3.3 - 1.2) \cdot 1.2}{3.3 \cdot 2200 \text{K Hz}} \ge 0.47 \mu \text{H}$$

In addition, R_{ILIM2} = 33.2k reduces the peak current limit on channel 2 to 2A, which reduces inductor size and catch diode requirements.

Shorted and Reverse Input Protection

If the inductor is chosen so that it won't saturate excessively, an LT3692A step-down regulator will tolerate a shorted output. There is another situation to consider in systems where the output will be held high when the input to the LT3692A is absent. This may occur in battery charging applications or in battery back-up systems where a battery or some other supply is diode OR-ed with the LT3692A's output. If the $V_{IN1/2}$ pin is allowed to float and the SHDN pin is held high (either by a logic signal or because it is tied to V_{IN}), then the LT3692A's internal circuitry will pull its quiescent current through its SW pin. This is fine if your

system can tolerate a few mA in this state. If you ground the SHDN pin, the SW pin current will drop to essentially zero. However, if the V_{IN} pin is grounded while the output is held high, then parasitic diodes inside the LT3692A can pull large currents from the output through the SW pin and the $V_{IN1/2}$ pin. Figure 17 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.




Figure 17. Diode D4 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output




Figure 18. Subtracting the Current When the Switch Is On (18a) from the Current When the Switch Is Off (18b) Reveals the Path of the High Frequency Switching Current (18c). Keep this Loop Small. The Voltage on the SW and BST Traces Will Also Be Switched; Keep These Traces as Short as Possible. Finally, Make Sure the Circuit Is Shielded with a Local Ground Plane

3692afb



PCB Layout

For proper operation and minimum EMI, care must be taken during printed circuit board (PCB) layout. Figure 18 shows the high di/dt paths in the buck regulator circuit. Note that large switched currents flow in the power switch, the catch diode and the input capacitor. The loop formed by these components should be as small as possible.

These components, along with the inductor and output capacitor, should be placed on the same side of the circuit board and their connections should be made on that layer. Place a local, unbroken ground plane below these components, and tie this ground plane to system ground at one location, ideally at the ground terminal of the output capacitor C2. Route all small signal analog returns to the ground connection at the bottom of the package. Additionally, the SW and BST traces should be kept as short as possible.

Thermal Considerations

The PCB must also provide heat sinking to keep the LT3692A cool. The exposed metal on the bottom of the package must be soldered to a ground plane. This ground should be tied to other copper layers below with thermal vias; these layers will spread the heat dissipated by the LT3692A.

Place additional vias near the catch diodes. Adding more copper to the top and bottom layers and tying this copper to the internal planes with vias can further reduce thermal resistance. The topside metal and component outlines in Figure 19 illustrate proper component placement and trace routing.

The LT3692A's powerful 3.8A switches allow the converter to source large output currents. Depending on the converter's operating conditions, the resulting internal power dissipation can raise the junction temperature beyond its maximum rating. Operating conditions include input voltages, output voltages, switching frequencies, output currents, and the ambient environmental temperature, etc. An estimation of the junction temperature rise above ambient temperature helps determine whether a given design may exceed the maximum junction ratings for specific operating conditions. However, temperature rise depends on PCB design and the proximity to other heat sources. The final converter design must be evaluated on the bench.

An estimation of the junction temperature rise begins by determining which circuit components dissipate power. In order to simplify the power loss estimation, only the inductors, catch diodes, and the LT3692A will be considered




Figure 19. PCB Top Layer and Component Placement for TSSOP and QFN Packages



as heat sources. After the operating conditions have been determined, the individual power losses are calculated by:

$$Power_{D1,2} = \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \bullet I_{OUT} \bullet V_{FD}$$

$$Power_{IND1,2} = R_{IND} \bullet I_{OUT2}$$

$$Power_{CH1,2} = 0.1 \bullet \frac{V_{OUT}}{V_{IN}} \bullet I_{OUT2} + 2 \bullet 10^{-3}$$

$$\bullet V_{\mathsf{IN}} + \frac{\mathsf{I}_{\mathsf{OUT}} \bullet \mathsf{V}_{\mathsf{OUT}} \bullet \mathsf{V}_{\mathsf{BOOST}}}{40 \bullet \mathsf{V}_{\mathsf{IN}}} +$$

$$V_{IN} \bullet I_{OUT} \bullet F_{SW} \bullet 10^{-6} \bullet \left(\frac{V_{IN}}{3} + \frac{I_{OUT}}{0.3} \right)$$

where:

 $F_{SW} = Switching Frequency in kHz$

 $R_{IND} = Inductor Resistance$

 V_{FD} = Catch Diode Forward Voltage Drop

 V_{BOOST} = Switch Boost Voltage

For the LT3692A demo board (see Figure 19) using the TSSOP package, the estimated junction temperature rise above ambient temperature is found by:

$$T_{RISETSSOP} \approx 10 \bullet (Power_{D1} + Power_{D2}) + 12.3 \bullet (Power_{IND1} + Power_{IND2}) + 17.5 \bullet$$

$$(Power_{CH1} + Power_{CH2})$$

The estimated junction temperature rise above ambient for the LT3692A QFN layout (see Figure 19) is:

$$T_{RISEQFN} \approx 8.5 \bullet (Power_{D1} + Power_{D2}) + 13 \bullet (Power_{IND1} + Power_{IND2}) + 23 \bullet (Power_{CH1} + Power_{CH2})$$

For example, the typical application circuits listed in Table 4 are used to calculate the individual power loss contributions in Table 5. Table 6 shows the estimated power loss and junction temperature rise above ambient temperature.

Note that the larger TSSOP package demonstrates better thermal performance than the compact QFN package on the LT3692A demo circuit boards. For LT3692A applications that favor thermal performance, the TSSOP package is the preferred package option.

Table 4. LT3692A Operating Conditions

V _{IN} (V)	F _{SW} (kHz)	V _{OUT1} (V)	I _{OUT1} (A)	V _{OUT2} (V)	I _{OUT2} (A)
30	300/600	1.2	2	3.3	2
12	1000	3.3	2.5	3.3	2.5
24	500	5	2	3.3	2
12	500	5	3	3.3	3

Table 5. LT3692A Power Loss Contributions

14310 01 210002111 01101 2000 00111134110110						
PD1 (W)	PD2 (W)	PL1 (W)	PL2 (W)	PCH1 (W)	PCH2 (W)	
0.86	0.80	0.24	0.24	0.38	0.72	
0.82	0.82	0.25	0.25	0.62	0.62	
0.71	0.78	0.24	0.24	0.54	0.48	
0.79	0.98	0.54	0.54	0.81	0.59	

Table 6. Estimated System Power Loss and IC Temperature Rise

P _{LOSS} (W)		T _{RISE} TS	SOP (°C)	T _{rise} QFN (°C)		
CALCULATED	MEASURED	CALCULATED	MEASURED	CALCULATED	MEASURED	
3.2	3.2	41.9	44.9	45.8	49.1	
3.4	3.5	44.3	48.8	49	54.8	
3.0	3.1	38.5	35.3	42.2	42.3	
4.2	4.7	55.4	52.0	61.2	63	

The power loss and temperature rise equations provided in the Thermal Considerations section serve as a good starting point for estimating the junction temperature rise. However, the LT3692A is a very versatile converter. The combination of independent input voltages, output voltages, output currents, switching frequencies, and package selections for the LT3692A dictate that no power loss estimation scheme can accommodate every possible operating condition. As such, it is absolutely necessary to evaluate a converter's performance at the bench.

The power dissipation in the other power components such as boost diodes, input and output capacitors, inductor core loss, and trace resistances cause additional copper heating and can further increase what the IC sees as ambient temperature. See the LT1767 data sheet's Thermal Considerations section.



Die Temperature and Thermal Shutdown

The LT3692A T_J pin outputs a voltage proportional to the internal junction temperature. The T_J pin typically outputs 250mV for 25°C and has a slope of 10mV/°C. Without the aid of external circuitry, the T_J pin output is valid from 20°C to 150°C (200mV to 1.5V) with a maximum load of 100 μ A.

Full Temperature Range Measurement

To extend the operating temperature range of the T_J output below 20°C, connect a resistor from the T_J pin to a negative supply as shown in Figure 20. The negative rail voltage and T_J pin resistor may be calculated using the following equations:

$$V_{NEG} \le \frac{2 \bullet TEMP(MIN)^{\circ}C}{100}$$

$$R1 \le \frac{|V_{NEG}|}{33\mu A}$$

where:

TEMP(MIN) $^{\circ}$ C is the minimum temperature where a valid T_{,1} pin output is required.

 V_{NFG} = Regulated negative voltage supply.

For example:

$$TEMP(MIN)^{\circ}C = -40^{\circ}C$$

$$V_{NEG} \leq -0.8 V$$

$$V_{NEG} = -1$$
, $R1 \le |V_{NEG}|/33\mu A = 30.2k\Omega$




Figure 20. Circuit to Extend the T₁ Pin Operating Range

Generating a Negative Regulated Voltage

The simple charge pump circuit in Figure 21 uses the CLKOUT pin output to generate a negative voltage, eliminating the need for an external regulated supply. Surface mount capacitors and dual-package Schottky diodes minimize the board area needed to implement the negative voltage supply.




Figure 21. Circuit to Generate the Negative Voltage Rail to Extend the T_J Pin Operating Range

As a safeguard, the LT3692A has an additional thermal shutdown threshold set at a typical value of 163°C for each channel. Each time the threshold is exceeded, a power-on sequence for that channel will be initiated. The sequence will then repeat until the thermal overload is removed.

It should be noted that the T_J pin voltage represents a steady-state temperature and should not be used to guarantee that maximum junction temperatures are not exceeded. Instantaneous power along with thermal gradients and time constants may cause portions of the die to exceed maximum ratings and thermal shutdown thresholds. Be sure to calculate die temperature rise for steady state (>1Min) as well as impulse conditions.

CLKOUT Capacitive Loading

A minor drawback to generating a negative rail from the CLKOUT pin is that the charge pump adds capacitance to the CLKOUT pin, resulting in an output synchronization clock signal phase delay. Figures 22 and 23 show the impact of capacitive loading on the CLKOUT signal rise and fall times. Note that a typical 10:1 150MHz oscilloscope probe contributes significant capacitance to the CLKOUT node, necessitating a low capacitance probe for accurate measurements. Applications requiring CLKOUT to generate the negative supply voltage and provide the synchronization clock to other regulators may benefit from buffering CLKOUT prior to the charge pump circuitry.

Other Linear Technology Publications

Application Notes 19, 35 and 44 contain more detailed descriptions and design information for buck regulators and other switching regulators. The LT1376 data sheet has a more extensive discussion of output ripple, loop compensation and stability testing. Design Note 100 shows how to generate a dual (+ and -) output supply using a buck regulator.




Figure 22. CLKOUT Rise Time




Figure 23. CLKOUT Fall Time


3692a TA02

V_{0.074} 1.8V 1A 1.8V 1A 1.8V 1A 8.06k = 47μF 2MHz ₩ 49.9k 15.0k 井 ΗH SS2 ILIM2 Vc2 SW2 CLKOUT LT3692A GND SS1 ILIM1 V_{C1} RT/SYNC (CMP01 V_{OUT1} FB1 CMPI1 SW1 IND1 ΔIN **%**61.9k 470pF Vout3 1.2V 1A 1MHz ← 100µF 49.9k ¥4.02k .06k \$8.06k CLOCKOUT 2MHz V_{0UT2} 2.5V 1A 2MHz **★**49.9k 330pF **~**11.0k 10F CMP02 SS2 ILIM2 IND2 SW2 CLKOUT LT3692A GND V_{C1} RT/SYNC CMP01 FB1 CMP11 SS1 ILIM1 SW1 Δ 102k 61.9k 100pF š 6V TO 36V + 4.7µF Vout1 5V 1.5A – 500kHz


Quad Output 5V, 2.5V, 1.8V and 1.2V Multi-Frequency Synchronized, 2-Stage Converter with Output Sequencing, Absolute Tracking and Current Limiting




3.3V and 1.8V 2-Stage Dual Step-Down Multi-Frequency Converter




12V to 3.3V and 2.5V Converter with Start-Up Current Limiting



3.3V/5A Single Output with UVLO/OVLO and Power Good





Power Supply Dual Input Single 3.3V/4A Output Step-Down Converter





5V and 1.8V Dual 2-Stage Converter






12V, 3.3V, 2.5V, 1.2V Quad Output with External Synchronization, Output Sequencing and Tracking Application



5V, 3.3V, 2.5V, 1.8V Synchronized Quad Output




PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

FE Package 38-Lead Plastic TSSOP (4.4mm)

(Reference LTC DWG # 05-08-1772 Rev C)

Exposed Pad Variation AA



NOTE:

- 1. CONTROLLING DIMENSION: MILLIMETERS
- 2. DIMENSIONS ARE IN MILLIMETERS (INCHES)
- 3. DRAWING NOT TO SCALE
- 4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT
- *DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.150mm (.006") PER SIDE




PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

$\begin{array}{c} \text{UH Package} \\ \text{32-Lead Plastic QFN (5mm} \times \text{5mm)} \end{array}$

(Reference LTC DWG # 05-08-1693 Rev D)



RECOMMENDED SOLDER PAD LAYOUT APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD

- 1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE M0-220 VARIATION WHHD-(X) (TO BE APPROVED)

 2. DRAWING NOT TO SCALE
- 3. ALL DIMENSIONS ARE IN MILLIMETERS
- 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
- 5. EXPOSED PAD SHALL BE SOLDER PLATED
- 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE




REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	9/11	Added H-grade	2 to 4
В	4/12	Clarified the synchronization maximum frequency and Typical Application.	1
		Clarified the Electrical Characteristics table.	4
		Clarified the DIV Voltage Threshold vs Temperature graph.	7
		Replaced 90mV with 100mV.	12
		Clarified Table 1.	13
		Replaced DIV resistor values in the applications schematics.	25, 31, 32



FMEA Fault Tolerant 3.3V/2A and 5V/2A Dual Converter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT3692	36V with Transient Protection to 60V, Dual 3.5A, 2.5MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} = 3V to 36V, Transients to 60V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 4mA, I_{SD} <10µA, 5mm \times 5mm QFN-32
LT3507	36V, Triple 2.4A, 1.4A and 1.4A (I _{OUT}), 2.5MHz, High Efficiency Step-Down DC/DC Converter with LDO Controller	V_{IN} = 4V to 36V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 7mA, I_{SD} = 1 μA , 5mm \times 7mm QFN-38
LT3508	36V with Transient Protection to 40V, Dual 1.4A (I _{OUT}), 3MHz, High Efficiency Step-Down DC/DC Converter	V_{IN} = 3.7V to 37V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 4.6mA, I_{SD} = 1 μA , 4mm \times 4mm QFN-24, TSSOP-16E
LT3680	36V, 3A, 2.4MHz High Efficiency Micropower Step-Down DC/DC Converter	V_{IN} = 3.6V to 36V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 75 $\mu A,~I_{SD}$ < 1 $\mu A,~3mm \times 3mm$ DFN-10, MSOP-10E
LT3693	36V, 3A, 2.4MHz High Efficiency Step-Down DC/DC Converter $V_{IN} = 3.6V$ to 36V, $V_{OUT(MIN)} = 0.8V$, $I_Q = 1.3$ m/ 3 mm \times 3mm DFN-10, MSOP-10E	
LT3480	36V with Transient Protection to 60V, 2A (I _{OUT}), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode® Operation	V_{IN} = 3.6V to 38V, Transients to 60V, $V_{\text{OUT(MIN)}}$ = 0.78V, I_{Q} = 70 μ A, I_{SD} < 1 μ A, 3mm $ imes$ 3mm DFN-10, MSOP-10E
LT3980	58V with Transient Protection to 80V, 2A (I _{OUT}), 2.4MHz, High Efficiency Step-Down DC/DC Converter with Burst Mode Operation	V_{IN} = 3.6V to 58V, Transients to 80V, $V_{\text{OUT(MIN)}}$ = 0.79V, I_{Q} = 75 μ A, I_{SD} < 1 μ A, 3mm × 4mm DFN-16, MSOP-16E
LT3971	38V, 1.2A (I _{OUT}), 2MHz, High Efficiency Step-Down DC/DC Converter with Only 2.8µA of Quiescent Current	V_{IN} = 4.2V to 38V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 2.8 μ A, I_{SD} < 1 μ A, 3mm \times 3mm DFN-10, MSOP-10E
LT3991	55V, 1.2A (I _{OUT}), 2MHz, High Efficiency Step-Down DC/DC Converter with Only 2.8µA of Quiescent Current	V_{IN} = 4.2V to 55V, $V_{OUT(MIN)}$ = 1.2V, I_Q = 2.8 μ A, I_{SD} < 1 μ A, 3mm \times 3mm DFN-10, MSOP-10E