## Features

■ Select one of two low-voltage differential signal (LVDS) input pairs to distribute to 10 LVDS output pairs

■ 40-ps maximum output-to-output skew
■ 600-ps maximum propagation delay
■ 0.11-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to $20-\mathrm{MHz}$ offset)
■ Up to $1.5-\mathrm{GHz}$ operation
■ Asynchronous output enable function

- 32-pin thin quad flat pack (TQFP) package
- $2.5-\mathrm{V}$ or $3.3-\mathrm{V}$ operating voltage ${ }^{[1]}$

■ Commercial and industrial operating temperature range

## Functional Description

The CY2DL15110 is an ultra-low noise, low skew, low propagation delay 1:10 LVDS fanout buffer targeted to meet the requirements of high speed clock distribution applications. The CY2DL15110 can select between two separate LVDS input clock pairs using the IN_SEL pin. The output enable function allows the outputs to be asynchronously driven to a high-impedance state. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 1.5 GHz .

## Logic Block Diagram



Note

1. Input AC-coupling capacitors are required for voltage-translation applications.

## Contents

Pinouts ..... 3
Pin Definitions ..... 3
Absolute Maximum Ratings ..... 4
Operating Conditions ..... 4
DC Electrical Specifications ..... 5
AC Electrical Specifications ..... 6
Ordering Information ..... 9
Ordering Code Definitions ..... 9
Package Dimension ..... 10
Acronyms ..... 11
Document Conventions ..... 11
Units of Measure ..... 11
Document History Page ..... 12
Sales, Solutions, and Legal Information ..... 13
Worldwide Sales and Design Support ..... 13
Products ..... 13
PSoC Solutions ..... 13

## Pinouts

Figure 1. Pin Diagram - CY2DL15110


## Pin Definitions

| Pin No. | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | NC |  | No connection |
| 2 | IN_SEL | Input | Input clock select pin. Low-voltage complementary metal oxide semiconductor (LVCMOS)/low-voltage transistor-transistor-logic (LVTTL). <br> When IN_SEL = Low, the INO/INO\# differential input pair is active <br> When IN_SEL = High, the IN1/IN1\# differential input pair is active |
| 3 | IN0 | Input | LVDS input clock. Active when IN_SEL = Low |
| 4 | INO\# | Input | LVDS complementary input clock. Active when IN_SEL = Low |
| 5 | $\mathrm{V}_{\text {BB }}$ | Output | LVDS reference voltage output |
| 6 | IN1 | Input | LVDS input clock. Active when IN_SEL = High |
| 7 | IN1\# | Input | LVDS complementary input clock. Active when IN_SEL = High |
| 8 | OE | Input | Output enable. LVCMOS/LVTTL; <br> When OE = Low, $\mathrm{Q}(0: 9)$ and $\mathrm{Q}(0: 9)$ \# outputs are disabled |
| 9, 25 | $\mathrm{V}_{\text {SS }}$ | Power | Ground |
| $\begin{aligned} & 10,12,14,17,19 \\ & 21,23,26,28,30 \end{aligned}$ | Q(0:9)\# | Output | LVDS complementary output clocks |
| $\begin{aligned} & 11,13,15,18,20, \\ & 22,24,27,29,31 \end{aligned}$ | Q(0:9) | Output | LVDS output clocks |
| 16, 32 | $\mathrm{V}_{\mathrm{DD}}$ | Power | Power supply |

## Absolute Maximum Ratings

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | Nonfunctional | -0.5 | 4.6 | V |
| $\mathrm{V}_{\text {IN }}{ }^{[2]}$ | Input voltage, relative to $\mathrm{V}_{\text {SS }}$ | Nonfunctional | -0.5 | lesser of 4.0 or $V_{D D}+0.4$ | V |
| $\mathrm{V}_{\text {OUT }}{ }^{[2]}$ | DC output or I/O Voltage, relative to $\mathrm{V}_{\mathrm{SS}}$ | Nonfunctional | -0.5 | $\begin{aligned} & \text { lesser of } 4.0 \\ & \text { or } V_{D D}+0.4 \end{aligned}$ | V |
| $\mathrm{T}_{\text {S }}$ | Storage temperature | Nonfunctional | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD ${ }_{\text {HBM }}$ | Electrostatic discharge (ESD) protection (Human body model) | JEDEC STD 22-A114-B | 2000 | - | V |
| $\mathrm{L}_{U}$ | Latch up |  | Meets or exceeds JEDEC Spec JESD78B IC latch up test |  |  |
| UL-94 | Flammability rating | At 1/8 in. | V-0 |  |  |
| MSL | Moisture sensitivity level |  | 3 |  |  |

## Operating Conditions

| Parameter | Description | Condition | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply voltage | $2.5-\mathrm{V}$ supply | 2.375 | 2.625 | V |
|  | Ambient operating temperature | $3.3-\mathrm{V}$ supply | 3.135 | 3.465 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Power ramp time | Commercial | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  | Industrial | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{t}_{\text {PU }}$ | Power-up time for $\mathrm{V}_{\mathrm{DD}}$ to reach <br> minimum supply voltage (power <br> ramp must be monotonic.) | 0.05 | 500 | ms |  |
| $\mathrm{t}_{\text {STARTUP }}$ | Start up time | lime taken from $\mathrm{V}_{\mathrm{DD}}$ reaching <br> 95\% of its minimum supply <br> voltage to the device being <br> operational. | 1 | - | ms |

## Note

2. The voltage on any I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.

## DC Electrical Specifications

$\left(\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%\right.$ or $2.5 \mathrm{~V} \pm 5 \% ; \mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Commercial) or $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Industrial))

| Parameter | Description | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{DD}}$ | Operating supply current | All LVDS outputs terminated with $100 \Omega$ load ${ }^{[3,4]}$ | - | 125 | mA |
| $\mathrm{V}_{\mathrm{IH} 1}$ | Input high Voltage, LVDS input clocks, IN0, INO\#, IN1, and IN1\# |  | - | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL1 }}$ | Input low voltage, LVDS input clocks, INO, INO\#, IN1, and IN1\# |  | -0.3 | - | V |
| $\mathrm{V}_{\mathrm{IH} 2}$ | Input high voltage, IN_SEL and OE | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{IL} 2}$ | Input low voltage, IN_SEL and OE | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | -0.3 | 0.8 | V |
| $\mathrm{V}_{1 \mathrm{H} 3}$ | Input high voltage, IN_SEL and OE | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\text {IL3 }}$ | Input low voltage, IN_SEL and OE | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | -0.3 | 0.7 | V |
| $\mathrm{V}_{\mathrm{ID}}{ }^{[5]}$ | Input differential amplitude | See Figure 3 on page 7 | 0.4 | 0.8 | V |
| $\mathrm{V}_{\text {ICM }}$ | Input common mode voltage | See Figure 3 on page 7 | 0.5 | $\mathrm{V}_{\mathrm{DD}}-0.2$ | V |
| $\mathrm{I}_{\mathrm{H}}$ | Input high current, All inputs | Input $=\mathrm{V}_{\mathrm{DD}}{ }^{[6]}$ | - | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {IL }}$ | Input low current, All inputs | Input $=\mathrm{V}_{\text {SS }}{ }^{[6]}$ | -150 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{PP}}$ | LVDS differential output voltage peak to peak, single-ended | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \text { or } 2.5 \mathrm{~V}, \\ & \mathrm{R}_{\text {TERM }}=100 \Omega \text { between } \mathrm{Q} \text { and } \mathrm{Q} \mathrm{\#} \text { pairs }{ }^{[3,7]} \\ & \hline \end{aligned}$ | 250 | 470 | mV |
| $\Delta \mathrm{V}_{\text {OCM }}$ | Change in $\mathrm{V}_{\text {OCM }}$ between complementary output states | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \text { or } 2.5 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{TERM}}=100 \Omega \text { between } \mathrm{Q} \text { and } \mathrm{Q} \# \text { pairs }{ }^{[3,7]} \\ & \hline \end{aligned}$ | - | 50 | mV |
| $\mathrm{V}_{\mathrm{BB}}$ | Output reference voltage | 0 to $150 \mu \mathrm{~A}$ output current | 1.125 | 1.375 | V |
| $\mathrm{l}_{\mathrm{Oz}}$ | Output leakage current | $\mathrm{OE}=\mathrm{V}_{\text {SS }}, \mathrm{V}_{\text {OUT }}=0.75 \mathrm{~V}$ to 1.75 V | -15 | 15 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{P}}$ | Internal pull-up / pull-down resistance, LVCMOS logic input | IN_SEL pin has pull-down only OE pin has pull-up only | 60 | 140 | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input capacitance | Measured at 10 MHz per pin | - | 3 | pF |

## Notes

3. Refer to Figure 2 on page 7.
4. $I_{D D}$ includes current that is dissipated externally in the output termination resistors.
5. $\mathrm{V}_{\mathrm{ID}}$ minimum of 400 mV is required to meet all output $A C$ Electrical Specifications. The device is functional with $V_{I D}$ minimum of greater than 200 mV .
6. Positive current flows into the input pin, negative current flows out of the input pin.
7. Refer to Figure 4 on page 7.

## AC Electrical Specifications

$\left(\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 5 \%\right.$ or $2.5 \mathrm{~V} \pm 5 \%$; $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (Commercial) or $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (Industrial))

| Parameter | Description | Condition | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{F}_{\mathrm{IN}}$ | Input frequency |  | DC | - | 1.5 | GHz |
| $\mathrm{F}_{\text {OUT }}$ | Output frequency | $\mathrm{F}_{\text {OUT }}=\mathrm{F}_{\text {IN }}$ | DC | - | 1.5 | GHz |
| $\mathrm{t}_{\text {PD }}{ }^{[8]}$ | Propagation delay input pair to output pair | Input rise/fall time < 1.5 ns (20\% to 80\%) | - | - | 600 | ps |
| $\mathrm{t}_{\text {ODC }}{ }^{[9]}$ | Output duty cycle | 50\% duty cycle at input Frequency range up to 1 GHz | 48 | - | 52 | \% |
| $\mathrm{t}_{\mathrm{SK} 1}{ }^{[10]}$ | Output-to-output skew | Any output to any output, with same load conditions at DUT | - | - | 40 | ps |
| $\mathrm{t}_{\text {SK1 }}{ }^{[10]}$ | Device-to-device output skew | Any output to any output between two or more devices. Devices must have the same input and have the same output load. | - | - | 150 | ps |
| PN ${ }_{\text {ADD }}$ | Additive RMS phase noise $156.25-\mathrm{MHz}$ input Rise/fall time < 150 ps (20\% to 80\%) $\mathrm{V}_{\text {ID }}>400 \mathrm{mV}$ | Offset $=1 \mathrm{kHz}$ | - | - | -120 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | Offset $=10 \mathrm{kHz}$ | - | - | -135 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | Offset $=100 \mathrm{kHz}$ | - | - | -135 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | Offset $=1 \mathrm{MHz}$ | - | - | -150 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | Offset $=10 \mathrm{MHz}$ | - | - | -154 | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | Offset $=20 \mathrm{MHz}$ | - | - | -155 | $\mathrm{dBc} / \mathrm{Hz}$ |
| $\mathrm{t}_{\mathrm{JIT}}{ }^{[11]}$ | Additive RMS phase jitter (Random) | 156.25 MHz, 12 kHz to 20 MHz offset; input rise/fall time < $150 \mathrm{ps}(20 \%$ to $80 \%)$, $\mathrm{V}_{\text {ID }}>400 \mathrm{mV}$ | - | - | 0.11 | ps |
| $t_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{[12]}$ | Output rise/fall time, single-ended | $50 \%$ duty cycle at input, $20 \%$ to $80 \%$ of full swing ( $\mathrm{V}_{\mathrm{OL}}$ to $\mathrm{V}_{\mathrm{OH}}$ ) Input rise/fall time < 1.5 ns ( $20 \%$ to $80 \%$ ) Measured at 1 GHz | - | - | 300 | ps |

## Notes

8. Refer to Figure 5 on page 7
9. Refer to Figure 6 on page 7.
10. Refer to Figure 7 on page 8.
11. Refer to Figure 8 on page 8
12. Refer to Figure 9 on page 8

Figure 2. LVDS Output Termination


Figure 3. Input Differential and Common Mode Voltages


Figure 4. Output Differential and Common Mode Voltages


Figure 5. Input to Any Output Pair Propagation Delay


Figure 6. Output Duty Cycle


Figure 7. Output-to-output and Device-to-device Skew


Figure 8. RMS Phase Jitter


RMS Jitter $\propto \sqrt{\text { Area Under the Masked Phase Noise Plot }}$

Figure 9. Output Rise/Fall Time


## Ordering Information

| Part Number | Type |  |
| :--- | :--- | :--- |
| Pb-free | Production Flow |  |
| CY2DL15110AZC | 32-pin TQFP | Commercial, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| CY2DL15110AZCT | 32 -pin TQFP tape and reel | Commercial, $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| CY2DL15110AZI | 32 -pin TQFP | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| CY2DL15110AZIT | 32-pin TQFP tape and reel | Industrial, $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Ordering Code Definitions

| CY 2DL151 |
| :--- |

## Package Dimension

Figure 10. 32-pin TQFP $(7 \times 7 \times 1.0 \mathrm{~mm})$ A3210 Package Outline, $51-85063$


## Acronyms

| Acronym | Description |
| :--- | :--- |
| ESD | electrostatic discharge |
| HBM | human body model |
| I/O | input/output |
| JEDEC | joint electron devices engineering council |
| LVDS | low-voltage differential signal |
| LVCMOS | low-voltage complementary metal oxide <br> semiconductor |
| LVTTL | low-voltage transistor-transistor logic |
| OE | output enable |
| RMS | root mean square |
| TQFP | thin quad flat pack |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| dBc | decibels relative to the carrier |
| GHz | gigahertz |
| Hz | hertz |
| $\mathrm{I} / \mathrm{O}$ | input/output |
| kHz | kilohertz |
| $\mathrm{k} \Omega$ | kilohm |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| mV | millivolt |
| MHz | megahertz |
| ns | nanosecond |
| $\Omega$ | ohm |
| $\%$ | percent |
| pF | picofarad |
| ps | picosecond |
| V | volt |
| W | watt |

## Document History Page

| Document Title: CY2DL15110, 1:10 Differential LVDS Fanout Buffer with Selectable Clock Input Document Number: 001-69398 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | 3269680 | CXQ | 06/02/2011 | New Datasheet. |
| *A | 3292902 | CXQ | 06/27/2011 | Minor edits in Logic Block Diagram (changed the OE resistor value from 100k to $R_{p}$ ). <br> Minor edits in Figure 2 and Figure 4 (Replaced " $Q$ " and " $Q \#$ " with " $Q_{X}$ " and " $Q_{x} \#$ "). <br> Deleted the Notes "Refer to Figure 2." and "Refer to Figure 4." in page 7 and their references in Figure 2 and Figure 4. |
| *B | 3357978 | BASH | 09/07/2011 | Updated Operating Conditions (Added a parameter tstartup and its details). Updated Package Dimension. |
| *C | 3548521 | BASH | 03/12/2012 | Changed status from Advance to Final. Post to external web. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

© Cypress Semiconductor Corporation, 2011-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

