
### **Analog Power**

## N-Channel 30-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low  $r_{DS(on)}$  and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

- Low r<sub>DS(on)</sub> provides higher efficiency and extends battery life
- Low thermal impedance copper leadframe DFN3x3-8PP saves board space
- Fast switching speed
- High performance trench technology



ABSOLUTE MAXIMUM RATINGS (T <sub>A</sub> = 25 °C UNLESS OTHERWISE NOTED)						
Parame te r		Symbol	Limit	Units		
Drain-Source Voltage			30	v		
Gate-Source Voltage		V <sub>GS</sub>	±20	v		
	T <sub>A</sub> =25°C	T_	±17			
Continuous Drain Current <sup>a</sup>	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	ID	±12	А		
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	±40			
Continuous Source Current (Diode Conduction) <sup>a</sup>		Is	2	А		
Downer Dissignation <sup>a</sup>	T <sub>A</sub> =25°C	PD	3.5	W		
Power Dissipation <sup>a</sup>	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	гD	2	vv		
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C		

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Maximum	Units	
Maximum Junction-to-Case <sup>a</sup>	t <= 5 sec	$R_{\theta JC}$	25	°C/W	
Maximum Junction-to-Ambient <sup>a</sup>	t <= 5 sec	$R_{\theta JA}$	50	°C/W	

Notes

a. Surface Mounted on 1" x 1" FR4 Board.

b. Pulse width limited by maximum junction temperature

1

SPECIFICATIONS ( $T_A = 25^{\circ}$ C UNLESS OTHERWISE NOTED)							
Parameter Symbol		Test Conditions	Limits			Unit	
r al ameter	Symbol	Test Conditions	Min Typ Ma			K UMIL	
Static							
Gate-Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}, I_D = 250 \text{ uA}$	1		3	V	
Gate-Body Leakage	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{GS} = 20 V$			±100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 24 V, V_{GS} = 0 V$ $V_{DS} = 24 V, V_{GS} = 0 V, T_J = 55^{\circ}C$			1 25	uA	
On-State Drain Current <sup>A</sup>	I <sub>D(on)</sub>	$V_{DS} = 5 V, V_{GS} = 10 V$	20			А	
Drain-Source On-Resistance <sup>A</sup>	r <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 8 \text{ A}$			8.5 11.5	mΩ	
Forward Tranconductance <sup>A</sup>	g <sub>fs</sub>	$V_{DS} = 15 \text{ V}, I_D = 10 \text{ A}$		40		S	
Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = 2.3 \text{ A}, V_{GS} = 0 \text{ V}$		0.7		V	
Dynamic <sup>b</sup>							
Total Gate Charge	$Q_{g}$	X = 15 X X = 45 X		11			
Gate-Source Charge	Q <sub>gs</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V},$ $I_{D} = 10 \text{ A}$		6		nC	
Gate-Drain Charge	$Q_{gd}$	$I_{\rm D} = 10$ A		4		]	
Input Capacitance	C <sub>iss</sub>	V = 15 V V = 0 V		1302			
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1 \text{MHz}$		423		pF	
Reverse Transfer Capacitance	C <sub>rss</sub>			171			
Turn-On Delay Time	t <sub>d(on)</sub>			10			
Rise Time	t <sub>r</sub>	$V_{DD}$ = 25 V, $R_L$ = 25 $\Omega$ , Id = 1 A, $V_{GEN}$ = 10 V		5		nS	
Turn-Off Delay Time	$t_{d(off)}$			22			
Fall-Time	t <sub>f</sub>			4			

Notes


a. Pulse test:  $PW \le 300$ us duty cycle  $\le 2\%$ .

b. Guaranteed by design, not subject to production testing.

Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.


#### **Analog Power**

#### AM7334N




#### **Analog Power**

#### AM7334N



Publication Order Number: DS-AM7334\_B

# Package Information



	A1 ·	╋
• • •		Б
T		
-		
		Ľ
	<u></u> -	

TITM	MILLIMETERS			INCHES			
DIM.	MIN	NDM	MAX	MIN	NDM	MAX	
A	0,700	0,80	0.900	0.0276	0.0315	0,0354	
A1	0.00		0.05	0.000		0.002	
b	0.24	0.30	0.35	0.009	0.012	0.014	
C	0,10	0.152	0,25	0,004	0,006	0,010	
D	3.00 BSC			0.118 BSC			
D1	อ	2.35 BSC 0.093 BSC		0.093 BSC			
Ε	3	.20 BSC			0.126 BSC		
E1	3	3.00 BSC			0.118 BSC		
E5	1.75 BSC			0.069 BSC			
E3	0.575 BSC			0.023 BSC			
6	Ó	0.65 BSC			0.026 BSC		
L	0,30	0,40	0,50	0,0118	0.0157	0.0197	
L1			0.100	D		0.004	
<b>0</b> 1	0°	10*	12*	0*	10°	12*	