Am31L01/31L01A

64-Bit Low Power Write Transparent, Inverting Output, Bipolar RAM

DISTINCTIVE CHARACTERISTICS

- Standard version: Address access time 50 ns
- Low power: I_{CC} typically 75 mA
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- High speed
- Fully decoded 16-word x 4-bit Schottky RAMs

GENERAL DESCRIPTION

The Am31L01/31L01A is comprised of 64-bit RAMs built using Schottky diode clamped transistors in conjunction with internal ECL circuitry and is ideal for use in scratch pad and high-speed buffer memory applications. Each memory is organized as a fully decoded 16-word memory of 4 bits per word. Easy memory expansion is provided by an active-LOW chip select (CS) input and open-collector OR tieable outputs.


An active-LOW Write line (WE) controls the writing/reading operation of the memory. When the chip select and write

lines are LOW, the information on the four data inputs, D_0 to D_3 , is written into the addressed memory word. During the write cycle, the outputs are active and invert the four data inputs, D_0 to D_3 .

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the four inverting outputs $\overline{O_0}$ to $\overline{O_3}$.

When the chip select line is HIGH, the four outputs of the memory go to an inactive high-impedance state.

BLOCK DIAGRAM



MODE SELECT TABLE

Input		Data Output	
CS	WE	Status $\overline{O_0} - \overline{O_3}$	Mode
L	L	Data In (inverted)	Write
L	Н	Selected Word (inverted)	Read
Н	X	Output Disabled	Deselect


H = HIGH L = LOW X = Don't Care

PRODUCT SELECTOR GUIDE

Open Collector (Write Transparent)	Am31L01A	Am31L01A	Am31L01	Am31L01	
Access Time	55 ns	65 ns	80 ns	90 ns	
lcc	35 mA	38 mA	35 mA	38 mA	
Temperature Range	С	М	С	М	

Publication # Rev. Amendment 08063 A /0 Issue Date: May 1986

3-109




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range E. Optional Processing



A. DEVICE NUMBER/DESCRIPTION
Am31L01/31L01A
64-Bit Write Transparent, Inverting Output, Bipolar RAM
(Low Power)

Valid Con	Valid Combinations				
AM31L01	PC, PCB.				
AM31L01A	DC, DCB				

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type E. Lead Finish



Valid Com	binations
AM31L01	/BEA, /BFA.
AM31L01A	/B2C

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to + Ambient Temperature with	150°C
Power Applied55 to +	12500
Supply Voltage to Ground Potential	125 0
(Pin 18 to Pin 8)0.5 V to +	- 7.0 V
DC Voltage Applied to Outputs	
for High Output State0.5 V to VCC	Max.
DC Input Voltage0.5 V to H	5.5 V
Output Current, into Outputs	20 mA
DC Input Current30 mA to +5	.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 3)

Commercial (C) Devices	
Temperature	0 to +75°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified*

D=======						Am	31L01/3	IL01A	
Parameter Symbol	Parameter Description		Test C	onditions		Min.	Тур.	Max.	Units
VOL	Output LOW	V _{CC} = Min.,					280	450	
	Voltage	VIN = VIH or VIL	loL = r	nA			310	500	mV
VIH	Input HIGH Level	Voltage for all leaves (New O)			COM'L	2.0			
				MIL.	2.1			1	
VIL Input LOW Level		Voltage for all legiste (Nate C)		COM'L.			0.8	Volts	
12	MIL.					0.8			
I _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = 0.40 V		WE, D ₀ - I	D3, A0 - A3		-30	-250	
-12	mpar zon canon	VCC 1910x., V[N = 0.4		टड			-30	-250	μA
ин	input HIGH Current	V _{CC} = Max., V _{IN} = 2.7	٧				0	10	μA
lcc	Power Supply	All inputs = GND			COM'L		25	35	
	Current	V _{CC} = Max.	V _{CC} = Max.		MIL.		25	38	mA
V _{CL}	Input Clamp Voltage	V _{CC} = Min., I _{IN} = -18 mA			-0.85	- 1.2	Volts		
ICEX	Output Leakage Current	VCS = VIH or VWE=VIL VOUT = 2.4 V, VCC = Max.			0	40	μΑ		

Notes: 1. Typical limits are at $V_{CC} = 5.0 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

- 2. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do
- not attempt to test these values without suitable equipment.

 3. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where $T_A = T_C = T_J$. $\theta_{\rm JA} \approx 50~{\rm ^{\circ} 9 w}$ (with moving air) for Ceramic DIP. $\theta_{\rm JC} \approx 10-17~{\rm ^{\circ} 9 w}$ for Flatpack and Leadless Chip Carrier.

^{*}See the last page of this spec for Group A Subgroup Testing information.

SWITCHING TEST CIRCUIT

OUTPUT O


R₁ 600 Ω

TC000172

SWITCHING TEST WAVEFORM

TW000031

KEY TO SWITCHING WAVEFORMS



KS000010

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

GND <10 ns

CHE

			Am31L01A			AM31L01					
Parameter		Parameter	C Devices M Devices		C De	vices	M De	M Devices			
No.	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{PLH} (A)	Delay from Address to Output		55		65		80		90	ns
2	tpHL(A)]					L				
3	tpZL(CS)	Delay from Chip Select (LOW) to Active Output and Correct Data		30		35		60		70	ns
4	tpZL(WE)	Delay from Write Enable (HIGH) to Active Output and Correct Data (Write Recovery - See Note 1)		30		35		80		100	ns
5	t _s (A)	Setup Time Address (Prior to Initiation of Write)	0		0		0		0		ns
6	t _h (A)	Hold Time Address (After Termination of Write)	0		0		0		0		ns
7	t ₈ (DI)	Setup Time Data Input (Prior to Termination of Write)	45		55		60		80		ns
8	t _h (DI)	Hold Time Data Input (After Termination of Write)	0		0		0		0		ns
9	t _{pw} (WE)	Min. Write Enable Pulse Width to Insure Write	45		55		60		80		ns
10	tpLZ(CS)	Delay from Chip Select (HIGH) to Inactive Output (Hi-Z)		30		35		50		60	ns
11	t _{PLH} (DI)	Delay from Data Input to Correct Data Output (WE = CS = VIL)		55		65		80		90	ns
12	t _{PHL} (DI)	Data Output (WE = CS =VIL)		"			l	~		••	


Notes: 1. Output is preconditioned to data in (inverted) during write to insure correct data is present on all outputs during write and after write is terminated. (No write recovery glitch).

- 2. tpLH(A) and tpHL(A) are tested with S₁ closed and C_L = 30 pF with both input and output timing referenced to 1.5 V.

 3. All delays from Write Enable (WE) or Chip Select (CS) inputs to the Data Output (D_{OUT}), tp_{LZ} (WE), tp_{LZ} (CS), tp_{ZL} (WE) and tp_{ZL}(CS) are measured with S₁ closed and C_L = 30 pF and with both the input and output timing referenced to 1.5 V.


^{*}See the last page of this spec for Group A Subgroup Testing information.

SWITCHING WAVEFORMS



Write Mode

Write Cycle Timing. The cycle is initiated by an address change. After $t_s(A)$ Min., the write enable may begin. The chip select must also be LOW for writing. Following the write pulse, $t_h(A)$ Min. must be allowed before the address may be changed again. The output will be the complement of the data input while the write enable (WE) is LOW.



Read Mode

Switching delays from address and chip select inputs to the data output.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
V _{OL}	1, 2, 3
VIH	1, 2, 3
VIL	1, 2, 3
l₁∟	1, 2, 3
liH .	1, 2, 3
Icc	1, 2, 3
V _{CL}	1, 2, 3
ICEX	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	t _{PLH} (A)	9, 10, 11
2	t _{PHL} (A)	9, 10, 11
3	t _{PZL} (CS)	9, 10, 11
4	t _{PZL} (WE)	9, 10, 11
5	t _S (A)	9, 10, 11
6	t _h (A)	9, 10, 11
7	t _s (DI)	9, 10, 11
8	t _h (DI)	9, 10, 11
9	t _{pw} (WE)	9, 10, 11
10	t _{PLZ} (CS)	9, 10, 11
11	t _{PLH} (DI)	9, 10, 11
12	t _{PHL} (DI)	9, 10, 11

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.