
Dual Low Dropout Regulator with Detector

General Description

The RT9002A/B/C is a dual-channel, low noise, and low dropout regulator. The first regulator is capable of sourcing 240mA, while the second regulator can source up to 500mA and includes a voltage detection function. The RT9002A/B/C performance is optimized for CD/DVD-ROM. CD/RW or wireless communication supply applications. The RT9002A/B/C regulator is stable with output capacitors as low as 1µF. The other features include high output accuracy, ultra-fast transient response, tight load and line regulation, current limiting/thermal protection and high ripple rejection ratio. The RT9002A/B/C is available in SOP-8 package requiring minimum board space and smallest components.

Ordering Information



Note:

Richtek products are:


- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features


- Low Quiescent Current (Typically 70μA)
- Wide Operating Voltage Ranges: 2.5V to 5.5V
- Ultra-Fast Transient Response
- Tight Load and Line Regulation
- Current Limiting Protection
- Thermal Shutdown Protection
- Only Low ESR Ceramic Capacitors Required for Stability
- Custom LDO V_{OUT1}, V_{OUT2} Voltage Available from 1.5V to 3.3V
- Custom V_{IN} Detector Available from 3.5V to 4V
- RoHS Compliant and 100% Lead (Pb)-Free

Applications

- CD/DVD-ROM, CD/RW
- Wireless LAN Card/Keyboard/Mouse
- Battery-Powered Equipment
- XDSL Router



Typical Application Circuit






Functional Pin Description

Pin No.	Pin Name	Pin Function					
1	VIN1	Channel 1 Supply Input.					
2	VOUT1	Channel 1 Output Voltage.					
3	Cd	Delay Capacitor.					
4	VIN2	Channel 2 Supply Voltage.					
5	VOUT2	Channel 2 Output Input.					
6	VDOUT	Detector Output Voltage. (RT9002A = Active High, RT9002B and RT9002C = Active Low)					
7	GND	Common Ground.					
8	EN1	Chip Enable (Active High) for Channel 1.					

Function Block Diagram





Absolute Maximum Ratings (Note 1)

Supply Input Voltage	6V
Package Thermal Resistance (Note 2)	
SOP-8, θ_{JA}	110°C/W
 Power Dissipation, P_D @ T_A = 25°C 	
SOP-8	0.909W
• Lead Temperature (Soldering, 10 sec.)	260°C
• Junction Temperature	150°C
Storage Temperature Range	65°C to 150°C
ESD Susceptibility (Note 3)	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V
Recommended Operating Conditions (Note 4)	
• Supply Input Voltage	2.5V to 5.5V
Chip Enable Input Voltage	0V to 5.5V

Electrical Characteristics

 $(V_{IN} = V_{OUT} + 1V, whichever is greater, C_{IN} = 1\mu F, C_{OUT} = 1\mu F, T_A = 25^{\circ} C, unless otherwise specified)$

Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Regulator 1								
0 1 1 1 1 1	RT9002A		I _{OUT1} = 30mA	2.45	2.5	2.55	V	
Output Voltage Accuracy	RT9002B	ΔV_{OUT1}		1.47	1.5	1.53		
Accuracy	RT9002C			2.45	2.5	2.55		
Maximum Output Curre	nt	I _{OUT1_MAX}		240			mA	
Load Regulation (Note 5)		ΔVLOAD1	1mA < I _{OUT1} < 100mA		1		mV	
Dropout Voltage (Note 6)		V _{DROP1_1}	I _{OUT1} = 30mA		50		mV	
		V _{DROP1_2}	I _{OUT1} = 100mA		150			
Quiescent Current (Note 7)		I _{Q1}	$V_{IN1} = V_{EN1} = 3.5V,$ $I_{OUT1} = 0mA$		30		μΑ	
Standby Current		I _{STB1}	V _{IN1} = 3.5V, V _{EN1} = 0V		0.1	1	μΑ	
Line Regulation		ΔV _{LINE1}	V _{IN1} = 3.5V to 5.5V, V _{IN1} = V _{EN1} , I _{OUT1} = 30mA		0.01	0.2	%/V	
Power Supply Rejection Rate		PSRR1	f = 100Hz, I _{OUT1} = 100mA		-60		dB	
Current Limit		I _{LIM1}	V _{IN1} = V _{EN1} = 5V		450		mA	
ENI Thurshald Walter	Logic-Low	V _{IL}				0.6	V	
EN Threshold Voltage	Logic-High	V _{IH}		1.8				
Thermal Shutdown Protection		T _{SD1}			170		°C	

To be continued




Parameter		Symbol	Test Conditions	Min	Тур	Max	Unit	
Thermal Shutdown Hysteresis		ΔT _{SD1}			40		°C	
Enable Pin Current		I _{EN}	V _{IN} = 3.5V, Enable		0.1	1	μΑ	
Regulator 2		•		•				
0	RT9002A		I _{OUT2} = 30mA	3.234	3.3	3.366	V	
Output Voltage	RT9002B	ΔV_{OUT2}		2.744	2.8	2.856		
Accuracy	RT9002C			3.234	3.3	3.366		
Maximum Output Curre	ent	I _{OUT2_MAX}		500			mA	
Load Regulation (No	ote 5)	ΔV_{LOAD2}	1mA < I _{OUT2} < 100mA		15	50	mV	
Dropout Voltage (Note 6)		V _{DROP2_1}	I _{OUT2} = 30mA		50	90	mV	
		V _{DROP2_2}	I _{OUT2} = 100mA		150	200		
Quiescent Current (Note 7)	I _{Q2}	V _{IN2} = 4.3V, I _{OUT2} = 0mA		40		μА	
Line Regulation		ΔV _{LINE2}	V _{IN2} = 4.3V to 5.5V, I _{OUT2} = 30mA		0.01	0.2	%/V	
Power Supply Rejection Rate		PSRR2	f = 100Hz, I _{OUT2} = 100mA		-60		dB	
Current Limit		I _{LIM2}	V _{IN2} = 5V		800		mA	
Thermal Shutdown Protection		T _{SD2}			170		°C	
Thermal Shutdown Hysteresis		ΔT _{SD2}			40		°C	
Detector				•			Į.	
	RT9002A			3.528	3.6	3.672	2	
Detect Fall Voltage	RT9002B	V _{DF}		3.822	3.9	3.978	V	
	RT9002C			3.528	3.6	3.672		
Hysteresis		ΔV _{HYS}		V _{DF} x0.02	V _{DF} x0.05	V _{DF} x0.08	٧	
	RT9002A		$V_{DOUT} = 0.5V, V_{IN2} = 5.0V$	7	12			
Sink Current	RT9002B	I _{DOUT}	V _{DOUT} = 0.5V, V _{IN2} = 2.0V	4	8		mA	
	RT9002C			4	8			


- **Note 1.** Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. θ_{JA} is measured in the natural convection at $T_A = 25$ °C on a high effective thermal conductivity test board of JEDEC 51-7 2S2P 4-layer thermal measurement standard.
- Note 3. Devices are ESD sensitive. Handling precaution recommended.
- Note 4. The device is not guaranteed to function outside its operating conditions.
- **Note 5.** Regulation is measured at constant junction temperature by using a 20ms current pulse. Devices are tested for load regulation in the load range from 1mA to 100mA.
- Note 6. The dropout voltage is defined as V_{IN} - V_{OUT} , which is measured when V_{OUT} is $V_{OUT(NORMAL)}$ 100mV.
- Note 7. Quiescent, or ground current, is the difference between input and output currents. It is defined by $I_Q = I_{IN} I_{OUT}$ under no load condition ($I_{OUT} = 0mA$). The total current drawn from the supply is the sum of the load current plus the ground pin current.


DS9002ABC-04 April 2011 www.richtek.com





Typical Operating Characteristics






































DS9002ABC-04 April 2011 www.richtek.com























DS9002ABC-04 April 2011 www.richtek.com

Applications Information

Like any low-dropout regulator, the external capacitors used with the RT9002A/B/C must be carefully selected for regulator stability and performance. Using a capacitor whose value is > $1\mu F$ on the RT9002A/B/C input and the amount of capacitance can be increased without limit. The input capacitor must be located a distance of not more than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response.

The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The RT9002A/B/C is designed specifically to work with low ESR ceramic output capacitor in spacesaving and performance consideration. Using a ceramic capacitor whose value is at least 1μ F with ESR is > $20m\Omega$ on the RT9002A/B/C output ensures stability. The RT9002A/B/C still works well with output capacitor of other types due to the wide stable ESR range. Figure 1. shows the curves of allowable ESR range as a function of load current for various output capacitor values. Output capacitor of larger capacitance can reduce noise and improve load transient response, stability, and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of the RT9002A/B/C and returned to a clean analog ground.






Figure 1

Enable

The RT9002A/B/C goes into sleep mode when the Enable pin is in a logic low condition. During this condition, the pass transistor, error amplifier, and bandgap are turned off, reducing the supply current to $0.1\mu A$ typical. The Enable pin may be directly tied to V_{IN} to keep the part on. The Enable input is CMOS logic and cannot be left floating.

PSRR

The power supply rejection ratio (PSRR) is defined as the gain from the input to output divided by the gain from the supply to the output. The PSRR is found to be

$$PSRR = 20 \times log \left(\frac{\Delta Gain Error}{\Delta Supply} \right)$$

Note that when heavy load measuring, Δ supply will cause Δ temperature. And Δ temperature will cause Δ output voltage. So the heavy load PSRR measuring is include temperature effect.

Current Limit


The RT9002A/B/C contains an independent current limiter, which monitors and controls the pass transistor's gate voltage, limiting the output1/2 current to 0.45/0.8A (typ.). The output can be shorted to ground indefinitely without damaging the part.

Thermal-Shutdown Protection

Thermal-shutdown protection limits total power dissipation in the RT9002A/B/C. When the junction temperature exceeds T_J = +170°C, the thermal sensor signals the shutdown logic, turning off the pass transistor and allowing the IC to cool. The thermal sensor turns the pass transistor on again after the IC's junction temperature cools by 40°C, resulting in a pulsed output during continuous thermal overload conditions. Thermal-shutdown protection is designed to protect the RT9002A/B/C in the event of fault conditions. For continual operation, do not exceed the absolute maximum junction temperature rating of T_J = +125°C.



Outline Dimension



O b. a.l	Dimensions	n Millimeters	Dimensions In Inches			
Symbol	Min	Max	Min	Max		
А	4.801	5.004	0.189	0.197		
В	3.810	3.988	0.150	0.157		
С	1.346	1.753	0.053	0.069		
D	0.330	0.508	0.013	0.020		
F	1.194	1.346	0.047	0.053		
Н	0.170	0.254	0.007	0.010		
I	0.050	0.254	0.002	0.010		
J	5.791	6.200	0.228	0.244		
М	0.400	1.270	0.016	0.050		

8-Lead SOP Plastic Package

Richtek Technology Corporation

Headquarter

5F, No. 20, Taiyuen Street, Chupei City

Hsinchu, Taiwan, R.O.C.

Tel: (8863)5526789 Fax: (8863)5526611

Richtek Technology Corporation

Taipei Office (Marketing)

5F, No. 95, Minchiuan Road, Hsintien City

Taipei County, Taiwan, R.O.C.

Tel: (8862)86672399 Fax: (8862)86672377

Email: marketing@richtek.com

Information that is provided by Richtek Technology Corporation is believed to be accurate and reliable. Richtek reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. No third party intellectual property infringement of the applications should be guaranteed by users when integrating Richtek products into any application. No legal responsibility for any said applications is assumed by Richtek.