




certification.

arking	Device	Device Package Reel Size		Tape Width		Quantity	
13DK8 HUFA76413DK8T_F085		SO-8 330mm		12mm		2500 units	
al Cha	racteristics T <sub>A</sub> = 25°C i	unless otherwise	noted				
	Parameter	Test C	onditions	Min	Тур	Max	Units
cteristi	cs						
Drain to	Source Breakdown Voltage	I <sub>D</sub> = 250μA, \	7 <sub>GS</sub> = 0V	60	-	-	V
Zero Gate Voltage Drain Current		V <sub>DS</sub> = 50V		-	-	1	•
		$V_{GS} = 0V$	T <sub>A</sub> = 150°C	-	-	250	μA
Gate to Source Leakage Current		$V_{GS}$ = ±16V		-	-	±100	nA
cteristi	CS						
1		V <sub>GS</sub> = V <sub>DS</sub> , I <sub>D</sub> = 250µA		1	-	3	V
				-	0.041	0.049	
Drain to	Source On Resistance				0.048	0.056	Ω
	Source On Resistance	I <sub>D</sub> = 4.8A, V <sub>G</sub>		-	0 091	0 106	52
		T <sub>A</sub> = 150 <sup>o</sup> C	$T_{A} = 150^{\circ}C$		0.001	0.100	
Charac	teristics						
Input C	apacitance		- 0) (	-	620	-	pF
Output	Capacitance		<sub>GS</sub> = 0V,	-	180	-	pF
Reverse	e Transfer Capacitance			-	30	-	pF
Total G	ate Charge at 10V	V <sub>GS</sub> = 0V to 2	0V		18	23	nC
Total G	ate Charge at 5V	$V_{GS}$ = 0V to 8	V V <sub>DD</sub> = 30V	-	10	13	nC
Thresh	old Gate Charge		V I <sub>D</sub> = 4.8A	-	0.6	0.8	nC
Gate to	Source Gate Charge		l <sub>g</sub> = 1.0mA	-	1.8	-	nC
Gate to	Drain "Miller" Charge			-	5	-	nC
ı Chara	cteristics (V <sub>GS</sub> = 5V)						
				-	-	44	ns
Turn-O	n Delay Time			-	10	-	ns
Rise Tir	ne	$V_{DD} = 30V I_{D} = 1A$		-	19	-	ns
				-	45	-	ns
	-			-	27	-	ns
Turn-Of	f Time	_			-	108	ns
irce Di	de Characteristics					•	
		lop = 4 8A		-	-	1.25	V
Source	to Drain Diode Voltage			-	-	1.0	V
Revers	e Recovery Time		<sub>SD</sub> /dt = 100A/μs	-	-	43	ns
Reverse	e Recovered Charge	I <sub>SD</sub> = 4.8A, d	<sub>SD</sub> /dt = 100A/µs	-	-	55	nC
	A Charac Cteristi Drain to Zero Ga Gate to Cteristi Gate to Drain to Charac Input Ca Output Reverse Total Ga Thresho Gate to Gate to Charac	Al Characteristics T <sub>A</sub> = 25°C Parameter Cteristics Drain to Source Breakdown Voltage Zero Gate Voltage Drain Current	Al Characteristics $T_A = 25^{\circ}C$ unless otherwise         Parameter       Test Cr         Cteristics       Drain to Source Breakdown Voltage $I_D = 250\mu$ A, V         Zero Gate Voltage Drain Current $V_{DS} = 50V$ Gate to Source Leakage Current $V_{GS} = 0V$ Gate to Source Leakage Current $V_{GS} = 16V$ Cteristics       Gate to Source Threshold Voltage $V_{GS} = V_{DS}$ , $I_D$ Drain to Source On Resistance $I_D = 5.1A$ , $V_G$ $I_D = 4.8A$ , $V_G$ Drain to Source On Resistance $I_D = 4.8A$ , $V_G$ $I_D = 4.8A$ , $V_G$ Input Capacitance $V_{DS} = 25V$ , $V_G$ $T_A = 150^{\circ}C$ Characteristics       Input Capacitance $V_{GS} = 0V$ to 1         Total Gate Charge at 10V $V_{GS} = 0V$ to 1 $Total Gate Charge at 5V$ Threshold Gate Charge at 5V $V_{GS} = 0V$ to 1 $Gate$ to Source Gate Charge         Gate to Drain "Miller" Charge       Characteristics ( $V_{GS} = 5V$ ) $V_{DD} = 30V$ , $I_D$ Turn-On Time $V_{DD} = 30V$ , $I_D$ $V_{GS} = 5V$ , $R_G$ Fall Time $Turn-Off$ Time $V_{GS} = 5V$ , $R_G$ Fall Time $Turn-Off$ Time $V_{GS} = 2.4A$ <td>al CharacteristicsTest ConditionsParameterTest ConditionscteristicsDrain to Source Breakdown Voltage<math>I_D = 250 \mu A, V_{GS} = 0V</math>Zero Gate Voltage Drain Current<math>V_{DS} = 50V</math>Gate to Source Leakage Current<math>V_{GS} = 0V</math>Gate to Source Threshold Voltage<math>V_{GS} = V_{DS}, I_D = 250 \mu A</math>Ip = 5.1A, <math>V_{GS} = 10V</math><math>I_D = 5.1A, V_{GS} = 10V</math>Drain to Source On Resistance<math>I_D = 5.1A, V_{GS} = 10V</math>Ip = 4.8A, <math>V_{GS} = 5V</math><math>I_D = 4.8A, V_{GS} = 5V</math>Ip = 4.8A, <math>V_{GS} = 5V</math><math>I_D = 4.8A, V_{GS} = 5V</math>Input Capacitance<math>V_{DS} = 25V, V_{GS} = 0V, f = 10H Iz</math>Output Capacitance<math>V_{GS} = 0V</math> to <math>10V</math>Output Capacitance<math>V_{GS} = 0V</math> to <math>10V</math>Total Gate Charge at <math>10V</math><math>V_{GS} = 0V</math> to <math>10V</math>Threshold Gate Charge<math>V_{GS} = 0V</math> to <math>10V</math>Gate to Source Gate Charge<math>V_{GS} = 0V</math> to <math>10V</math>Gate to Drain "Miller" Charge<math>V_{DD} = 30V, I_D = 1A</math>Characteristics (<math>V_{GS} = 5V</math>)<math>V_{DD} = 30V, I_D = 1A</math>Turn-On Time<math>V_{GS} = 5V, R_{GS} = 16\Omega</math>Fall Time<math>V_{GS} = 5V, R_{GS} = 16\Omega</math>Fall Time<math>Turn-Off</math> TimeTurn-Off Time<math>V_{DD} = 4.8A</math>Source to Drain Diode Voltage<math>I_{SD} = 4.8A</math>Iso = 2.4A<math>I_{SD} = 2.4A</math></td> <td>al Characteristics       T_A = 25°C unless otherwise noted         Parameter       Test Conditions       Min         cteristics       Drain to Source Breakdown Voltage       Ip = 250µA, V_{GS} = 0V       60         Zero Gate Voltage Drain Current       <math>V_{DS} = 50V</math>       -         VGS = 0V       <math>T_A = 150^{\circ}C</math>       -         Gate to Source Leakage Current       <math>V_{GS} = \pm 16V</math>       -         cteristics       V       Source Threshold Voltage       <math>V_{GS} = \pm 16V</math>       -         Drain to Source On Resistance       <math>V_{GS} = V_{DS}</math>, Ip = 250µA       1       -         Ip = 4.8A, V_{GS} = 5V       -       -       -         Drain to Source On Resistance       <math>V_{DS} = 25V, V_{GS} = 0V, -</math>       -       -         Input Capacitance       <math>V_{DS} = 25V, V_{GS} = 0V, -</math>       -       -         Output Capacitance       <math>V_{DS} = 25V, V_{GS} = 0V, -</math>       -       -         Total Gate Charge at 10V       <math>V_{GS} = 0V</math> to 10V       Ip = 4.8A, -       -       -         Gate to Drain "Miller" Charge       V_{GS} = 0V to 10V       Ip = 4.8A, -       -       -         Total Gate Charge at 5V       <math>V_{GS} = 0V</math> to 1V       Ip = 4.8A, -       -       -       -         Gate to Drain "Miller" Charge       -<!--</td--><td>Image: solution of the second state is a second state is solution of the second state is solved as the second state is solved state is solved as the second state is solved as the second state is solved state. The second state is solved state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved</td><td>Image: constraint of the second state of t</td></td>	al CharacteristicsTest ConditionsParameterTest ConditionscteristicsDrain to Source Breakdown Voltage $I_D = 250 \mu A, V_{GS} = 0V$ Zero Gate Voltage Drain Current $V_{DS} = 50V$ Gate to Source Leakage Current $V_{GS} = 0V$ Gate to Source Threshold Voltage $V_{GS} = V_{DS}, I_D = 250 \mu A$ Ip = 5.1A, $V_{GS} = 10V$ $I_D = 5.1A, V_{GS} = 10V$ Drain to Source On Resistance $I_D = 5.1A, V_{GS} = 10V$ Ip = 4.8A, $V_{GS} = 5V$ $I_D = 4.8A, V_{GS} = 5V$ Ip = 4.8A, $V_{GS} = 5V$ $I_D = 4.8A, V_{GS} = 5V$ Input Capacitance $V_{DS} = 25V, V_{GS} = 0V, f = 10H Iz$ Output Capacitance $V_{GS} = 0V$ to $10V$ Output Capacitance $V_{GS} = 0V$ to $10V$ Total Gate Charge at $10V$ $V_{GS} = 0V$ to $10V$ Threshold Gate Charge $V_{GS} = 0V$ to $10V$ Gate to Source Gate Charge $V_{GS} = 0V$ to $10V$ Gate to Drain "Miller" Charge $V_{DD} = 30V, I_D = 1A$ Characteristics ( $V_{GS} = 5V$ ) $V_{DD} = 30V, I_D = 1A$ Turn-On Time $V_{GS} = 5V, R_{GS} = 16\Omega$ Fall Time $V_{GS} = 5V, R_{GS} = 16\Omega$ Fall Time $Turn-Off$ TimeTurn-Off Time $V_{DD} = 4.8A$ Source to Drain Diode Voltage $I_{SD} = 4.8A$ Iso = 2.4A $I_{SD} = 2.4A$	al Characteristics       T_A = 25°C unless otherwise noted         Parameter       Test Conditions       Min         cteristics       Drain to Source Breakdown Voltage       Ip = 250µA, V_{GS} = 0V       60         Zero Gate Voltage Drain Current $V_{DS} = 50V$ -         VGS = 0V $T_A = 150^{\circ}C$ -         Gate to Source Leakage Current $V_{GS} = \pm 16V$ -         cteristics       V       Source Threshold Voltage $V_{GS} = \pm 16V$ -         Drain to Source On Resistance $V_{GS} = V_{DS}$ , Ip = 250µA       1       -         Ip = 4.8A, V_{GS} = 5V       -       -       -         Drain to Source On Resistance $V_{DS} = 25V, V_{GS} = 0V, -$ -       -         Input Capacitance $V_{DS} = 25V, V_{GS} = 0V, -$ -       -         Output Capacitance $V_{DS} = 25V, V_{GS} = 0V, -$ -       -         Total Gate Charge at 10V $V_{GS} = 0V$ to 10V       Ip = 4.8A, -       -       -         Gate to Drain "Miller" Charge       V_{GS} = 0V to 10V       Ip = 4.8A, -       -       -         Total Gate Charge at 5V $V_{GS} = 0V$ to 1V       Ip = 4.8A, -       -       -       -         Gate to Drain "Miller" Charge       - </td <td>Image: solution of the second state is a second state is solution of the second state is solved as the second state is solved state is solved as the second state is solved as the second state is solved state. The second state is solved state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved</td> <td>Image: constraint of the second state of t</td>	Image: solution of the second state is a second state is solution of the second state is solved as the second state is solved state is solved as the second state is solved as the second state is solved state. The second state is solved state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved state is solved state. The second state is solved	Image: constraint of the second state of t






HUFA76413DK8T\_F085 Rev. C1



HUFA76413DK8T\_F085 Rev. C1



# Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature,  $T_{JM}$ , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation,  $P_{DM}$ , in an application. Therefore the application's ambient temperature,  $T_A$  (<sup>o</sup>C), and thermal resistance  $R_{\theta JA}$  (<sup>o</sup>C/W) must be reviewed to ensure that  $T_{JM}$  is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{R_{\theta JA}}$$
(EQ. 1)

In using surface mount devices such as the SO-8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of  $\mathsf{P}_{\mathsf{DM}}$  is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- 2. The number of copper layers and the thickness of the board.
- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- 6. For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 22 defines the  $R_{\theta,JA}$  for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Thermal resistances corresponding to other copper areas can be obtained from Figure 22 or by calculation using Equation 2. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta,IA} = 103.2 - 24.3 \ln(Area)$$
 (EQ. 2)

The dual die SO-8 package introduces an additional thermal coupling resistance,  $R_{\theta B}$ . Equation 3 describes  $R_{\theta B}$  as a function of the top copper mouting pad area.

$$R_{\Theta B} = 46.4 - 21.7\ln(Area)$$
(EQ. 3)

The thermal coupling resistance vs. copper area is also graphically depicted in Figure 22.







Figure 22. Thermal Resistance vs Mounting Pad Area



# SABER Electrical Model





www.fairchildsemi.com

# FAIRCHILD

SEMICONDUCTOR

#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™ Current Transfer Logic™ DEUXPEED Dual Cool™ EcoSPARK<sup>®</sup> EfficientMax™ ESBC™ F R Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT<sup>®</sup> FAST<sup>®</sup> FastvCore™ FETBench™ FlashWriter®\*

F-PFS™ **FRFET**<sup>®</sup> Global Power Resource SM Green FPS™ Green FPS™ e-Series™ Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MicroPak2™ MillerDrive™ MotionMax™ Motion-SPM™ OptoHiT™ **OPTOLOGIC<sup>®</sup> OPTOPLANAR®** PDP SPM™

Power-SPM™ PowerTrench<sup>®</sup> PowerXS™ Programmable Active Droop™ OFFT QS™ Quiet Series™ RapidConfigure™ )™ Saving our world, 1mW/W/kW at a time™ SignalWise™ SmartMax™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8

# GENERAL 8\* The Power Franchise® p bwer

franchise

TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic<sup>®</sup> TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ **TRUECURRENT™\*** 



Ultra FRFET™ UniFET™ **VCX™** VisualMax™ XS™

HUFA76413DK8T\_F085 N-Channel Logic Level UltraFET<sup>®</sup> Power MOSFET

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

### DISCLAIMER

**FPSTM** 

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SupreMOS™ SyncFET™

Sync-Lock™

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## **PRODUCT STATUS DEFINITIONS**

#### Definition of Terms

atasheet Identification Product Status		Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			
		Rev. 148			