

HD74LV595A

8-bit Shift Registers with 3-state Outputs

REJ03D0335–0200Z
 (Previous ADE-205-281 (Z))
 Rev.2.00
 Jun. 28, 2004

Description

This device each contains an 8-bit serial-in, parallel-out shift registers that feeds an 8-bit D-type storage register. The storage register has parallel 3-state outputs. Separate clocks are provided for both the shift register and the storage register. The shift register has a direct-overriding clear, serial input, and serial output pins for cascading.

Both the shift register and the storage register clocks are positive-edge triggered. If the user wishes to connect both clocks together, the shift register state will always be one clock pulse ahead of the storage register. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life.

Features

- $V_{CC} = 2.0\text{ V}$ to 5.5 V operation
- All inputs $V_{IH}(\text{Max.}) = 5.5\text{ V}$ ($@V_{CC} = 0\text{ V}$ to 5.5 V)
- All outputs $V_O(\text{Max.}) = 5.5\text{ V}$ ($@V_{CC} = 0\text{ V}$)
- Typical V_{OL} ground bounce $< 0.8\text{ V}$ ($@V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Typical V_{OH} undershoot $> 2.3\text{ V}$ ($@V_{CC} = 3.3\text{ V}$, $T_a = 25^\circ\text{C}$)
- Output current $\pm 6\text{ mA}$ ($@V_{CC} = 3.0\text{ V}$ to 3.6 V), $\pm 12\text{ mA}$ ($@V_{CC} = 4.5\text{ V}$ to 5.5 V)
- Ordering Information

Part Name	Package Type	Package Code	Package Abbreviation	Taping Abbreviation (Quantity)
HD74LV595AFPEL	SOP–16 pin (JEITA)	FP–16DAV	FP	EL (2,000 pcs/reel)
HD74LV595ARPEL	SOP–16 pin (JEDEC)	FP–16DNV	RP	EL (2,500 pcs/reel)
HD74LV595ATELL	TSSOP–16 pin	TTP–16DAV	T	ELL (2,000 pcs/reel)

Note: Please consult the sales office for the above package availability.


Function Table

Inputs

SER	SRCLK	$\overline{\text{SRCLR}}$	RCLK	$\overline{\text{G}}$	Function
X	X	X	X	H	Force outputs into high-impedance state
X	X	X	X	L	Enable parallel output
X	X	L	X	X	Reset shift register
L	\uparrow	H	X	X	Shift data into shift register
H	\uparrow	H	X	X	Shift data into shift register
X	\downarrow	H	X	X	Shift register remains unchanged
X	X	X	\uparrow	X	Transfer shift register contents to latch register
X	X	X	\downarrow	X	Latch register remains unchanged

Note: H: High level
 L: Low level
 X: Immaterial
 \uparrow : Low to high transition
 \downarrow : High to low transition

Pin Arrangement



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	-0.5 to 7.0	V	
Input voltage range*1	V_I	-0.5 to 7.0	V	
Output voltage range*1, 2	V_O	-0.5 to $V_{CC} + 0.5$	V	Output: H or L
		-0.5 to 7.0		Output: Z or V_{CC} : OFF
Input clamp current	I_{IK}	-20	mA	$V_I < 0$
Output clamp current	I_{OK}	± 50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	± 25	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 70	mA	
Maximum power dissipation at $T_a = 25^\circ\text{C}$ (in still air)*3	P_T	785	mW	SOP
		500		TSSOP
Storage temperature	T_{stg}	-65 to 150	$^\circ\text{C}$	

Notes: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.


1. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. This value is limited to 5.5 V maximum.
3. The maximum package power dissipation was calculated using a junction temperature of 150°C.

Recommended Operating Conditions


Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	2.0	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_O	0	V_{CC}	V	H or L
		0	5.5		High impedance state
Output current	I_{OH}	—	−50	μA	$V_{CC} = 2.0 V$
		—	−2	mA	$V_{CC} = 2.3 \text{ to } 2.7 V$
		—	−6		$V_{CC} = 3.0 \text{ to } 3.6 V$
		—	−12		$V_{CC} = 4.5 \text{ to } 5.5 V$
	I_{OL}	—	50	μA	$V_{CC} = 2.0 V$
		—	2	mA	$V_{CC} = 2.3 \text{ to } 2.7 V$
		—	6		$V_{CC} = 3.0 \text{ to } 3.6 V$
		—	12		$V_{CC} = 4.5 \text{ to } 5.5 V$
Input transition rise or fall rate	$\Delta t / \Delta v$	0	200	ns/V	$V_{CC} = 2.3 \text{ to } 2.7 V$
		0	100		$V_{CC} = 3.0 \text{ to } 3.6 V$
		0	20		$V_{CC} = 4.5 \text{ to } 5.5 V$
Operating free-air temperature	T_a	−40	85	°C	

Note: Unused or floating inputs must be held high or low.

Logic Diagram



Timing Diagram



DC Electrical Characteristics

Ta = -40 to 85°C

Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	Test Conditions
Input voltage	V _{IH}	2.0	1.5	—	—	V	
		2.3 to 2.7	V _{CC} × 0.7	—	—		
		3.0 to 3.6	V _{CC} × 0.7	—	—		
		4.5 to 5.5	V _{CC} × 0.7	—	—		
	V _{IL}	2.0	—	—	0.5		
		2.3 to 2.7	—	—	V _{CC} × 0.3		
		3.0 to 3.6	—	—	V _{CC} × 0.3		
		4.5 to 5.5	—	—	V _{CC} × 0.3		
Output voltage	V _{OH}	Min to Max	V _{CC} - 0.1	—	—	V	I _{OH} = -50 μA
		2.3	2.0	—	—		I _{OH} = -2 mA
		3.0	2.48	—	—		I _{OH} = -6 mA
		4.5	3.8	—	—		I _{OH} = -12 mA
	V _{OL}	Min to Max	—	—	0.1		I _{OL} = 50 μA
		2.3	—	—	0.4		I _{OL} = 2 mA
		3.0	—	—	0.44		I _{OL} = 6 mA
		4.5	—	—	0.55		I _{OL} = 12 mA
Input current	I _{IN}	0 to 5.5	—	—	±1	μA	V _{IN} = 5.5 V or GND
Off-state output current	I _{OZ}	5.5	—	—	±5	μA	V _O = V _{CC} or GND
Quiescent supply current	I _{CC}	5.5	—	—	20	μA	V _{IN} = V _{CC} or GND, I _O = 0
Output leakage current	I _{OFF}	0	—	—	5	μA	V _I or V _O = 0 to 5.5 V
Input capacitance	C _{IN}	3.3	—	3.5	—	pF	V _I = V _{CC} or GND

Note: For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

Switching Characteristics

V_{CC} = 2.5 ± 0.2 V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	65	80	—	45	—	MHz	C _L = 15 pF		
		60	70	—	40	—		C _L = 50 pF		
Propagation delay time	t _{PLH} /t _{PHL}	—	11.6	16.4	1.0	19.5	ns	C _L = 15 pF	SRCLK	Q _H '
		—	14.8	19.4	1.0	22.5		C _L = 50 pF		
		—	10.5	15.3	1.0	18.0		C _L = 15 pF	RCLK	Q _A - Q _H
	t _{PHL}	—	13.7	18.3	1.0	21.0	C _L = 50 pF			
		—	11.2	16.2	1.0	18.2	C _L = 15 pF	SRCLK	Q _H '	
		—	14.4	19.2	1.0	21.2	C _L = 50 pF			
Enable time	t _{ZH}	—	10.3	14.8	1.0	17.5	ns	C _L = 15 pF	G	Q _A - Q _H
	t _{ZL}	—	12.2	17.7	1.0	20.5		C _L = 50 pF		
Disable time	t _{HZ}	—	7.6	11.5	1.0	13.5	ns	C _L = 15 pF		
	t _{LZ}	—	14.4	18.2	1.0	19.2		C _L = 50 pF		
Setup time	t _{SU}	5.5	—	—	5.5	—	ns		SER before SRCLK ↑	
		10.0	—	—	10.5	—		SRCLK ↑ before RCLK ↑		
		10.0	—	—	11.0	—		SRCLR low before RCLK ↑		
		5.0	—	—	5.0	—		SRCLR high (inactive) before SRCLK ↑		
Hold time	t _H	2.0	—	—	2.0	—	ns		SER after SRCLK ↑	
		0.5	—	—	0.5	—		SRCLK ↑ after RCLK ↑		
		0.5	—	—	0.5	—		SRCLR low after RCLK ↑		
Pulse width	t _w	7.0	—	—	7.5	—	ns		RCLK high or low	
		7.0	—	—	7.5	—		SRCLK high or low		
		6.0	—	—	6.5	—		SRCLR low		

Switching Characteristics (cont)

V_{CC} = 3.3 ± 0.3 V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum clock frequency	f _{max}	80	150	—	70	—	MHz	C _L = 15 pF		
		55	130	—	50	—		C _L = 50 pF		
Propagation delay time	t _{PLH} /t _{PHL}	—	8.8	13.0	1.0	15.0	ns	C _L = 15 pF	SRCLK	Q _H '
		—	11.3	16.5	1.0	18.5		C _L = 50 pF		
		—	7.7	11.9	1.0	13.5		C _L = 15 pF	RCLK	Q _A - Q _H
		—	10.2	15.4	1.0	17.0		C _L = 50 pF		
	t _{PHL}	—	8.4	12.8	1.0	13.7	ns	C _L = 15 pF	SRCLK	Q _H '
		—	10.9	16.3	1.0	17.2		C _L = 50 pF		
Enable time	t _{ZH}	—	7.5	11.5	1.0	13.5	ns	C _L = 15 pF	G	Q _A - Q _H
	t _{ZL}	—	9.0	15.0	1.0	17.0		C _L = 50 pF		
Disable time	t _{HZ}	—	5.9	11.7	1.0	13.5	ns	C _L = 15 pF		
	t _{LZ}	—	12.1	15.7	1.0	16.2		C _L = 50 pF		
Setup time	t _{SU}	3.5	—	—	3.5	—	ns		SER before SRCLK ↑	
		8.0	—	—	8.5	—		SRCLK ↑ before RCLK ↑		
		8.0	—	—	9.0	—		SRCLR low before RCLK ↑		
		3.0	—	—	3.0	—		SRCLR high (inactive) before SRCLK ↑		
Hold time	t _H	1.5	—	—	1.5	—	ns		SER after SRCLK ↑	
		0.0	—	—	0.0	—		SRCLK ↑ after RCLK ↑		
		0.0	—	—	0.0	—		SRCLR low after RCLK ↑		
Pulse width	t _w	5.0	—	—	5.0	—	ns		RCLK high or low	
		5.0	—	—	5.0	—		SRCLK high or low		
		5.0	—	—	5.0	—		SRCLR low		

Switching Characteristics (cont)

V_{CC} = 5.0 ± 0.5 V

Item	Symbol	Ta = 25°C			Ta = -40 to 85°C		Unit	Test Conditions	FROM (Input)	TO (Output)
		Min	Typ	Max	Min	Max				
Maximum lock frequency	f _{max}	135	185	—	115	—	MHz	C _L = 15 pF		
		95	155	—	85	—		C _L = 50 pF		
Propagation delay time	t _{PLH} /t _{PHL}	—	6.2	8.2	1.0	9.4	ns	C _L = 15 pF	SRCLK	Q _H '
		—	7.7	10.2	1.0	11.4		C _L = 50 pF		
	—	5.4	7.4	1.0	8.5	ns	C _L = 15 pF	RCLK	Q _A – Q _H	
	—	6.9	9.4	1.0	10.5		C _L = 50 pF			
t _{PHL}	—	5.9	8.0	1.0	9.1	ns	C _L = 15 pF	SRCLK	Q _H '	
	—	7.4	10.0	1.0	11.1		C _L = 50 pF			
Enable time	t _{ZH}	—	4.8	8.6	1.0	10.0	ns	C _L = 15 pF	G	Q _A – Q _H
	t _{ZL}	—	8.3	10.6	1.0	12.0		C _L = 50 pF		
Disable time	t _{HZ}	—	4.8	8.6	1.0	10.0	ns	C _L = 15 pF		
	t _{LZ}	—	7.6	11.0	1.0	11.0		C _L = 50 pF		
Setup time	t _{SU}	3.0	—	—	3.0	—	ns		SER before SRCLK ↑	
		5.0	—	—	5.0	—		SRCLK ↑ before RCLK ↑		
		5.0	—	—	5.0	—		SRCLR low before RCLK ↑		
		2.5	—	—	2.5	—		SRCLR high (inactive) before SRCLK ↑		
Hold time	t _H	2.0	—	—	2.0	—	ns		SER after SRCLK ↑	
		0.0	—	—	0.0	—		SRCLK ↑ after RCLK ↑		
		0.0	—	—	0.0	—		SRCLR low after RCLK ↑		
Pulse width	t _w	5.0	—	—	5.0	—	ns		RCLK high or low	
		5.0	—	—	5.0	—		SRCLK high or low		
		5.0	—	—	5.0	—		SRCLR low		

Output-skew Characteristics

C_L = 50 pF

Item	Symbol	V _{CC} (V)	Ta = 25°C		Ta = -40 to 85°C		Unit	
			Min	Max	Min	Max		
Output skew	t _{sk (O)}	2.3 to 2.7	—	2.0	—	2.0	ns	
			3.0 to 3.6	—	1.5	—		1.5
			4.5 to 5.5	—	1.0	—		1.0

Note: Skew between any outputs of the same package switching in the same direction. This parameter is warranted but not production tested.

Operating Characteristics

C_L = 50 pF


Item	Symbol	V _{CC} = (V)	Ta = 25°C			Unit	Test Conditions
			Min	Typ	Max		
Power dissipation capacitance	C _{PD}	3.3	—	32.7	—	pF	f = 10 MHz
		5.0	—	33.1	—		

Noise Characteristics


C_L = 50 pF

Item	Symbol	V _{CC} = (V)	Ta = 25°C			Unit	Test Conditions
			Min	Typ	Max		
Quiet output, maximum dynamic V _{OL}	V _{OL(P)}	3.3	—	0.65	0.8	V	
Quiet output, minimum dynamic V _{OL}	V _{OL(V)}	3.3	—	-0.59	-0.8	V	
Quiet output, minimum dynamic V _{OH}	V _{OH(V)}	3.3	—	2.84	—	V	
High-level dynamic input voltage	V _{IH(D)}	3.3	2.31	—	—	V	
Low-level dynamic input voltage	V _{IL(D)}	3.3	—	—	0.99	V	


Test Circuit




Waveform – 1




Waveform – 2




Waveform – 3




Waveform – 4



Waveform – 5





Waveform – 6




- Notes:
1. Input waveform: $PRR \leq 1 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 3 \text{ ns}$, $t_f \leq 3 \text{ ns}$
 2. Waveform–A is for an output with internal conditions such that the output is low except when disabled by the output control.
 3. Waveform–B is for an output with internal conditions such that the output is high except when disabled by the output control.
 4. The output are measured one at a time with one transition per measurement.

Package Dimensions



As of January, 2003
Unit: mm



*Ni/Pd/Au plating

Package Code	TTP-16DAV
JEDEC	—
JEITA	—
Mass (reference value)	0.05 g

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.
-



RENESAS SALES OFFICES

<http://www.renesas.com>

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

