

RoHS Compliant Product
A suffix of "-C" specifies halogen and lead-free

DESCRIPTION

The STT6602 uses advanced trench technology to provide excellent on-resistance and low gate charge. The complementary MOSFETs form a high-speed power inverter, suitable for a multitude of applications. The TSOP-6 package is universally used for all commercial-industrial surface mount applications.


FEATURES

- Low Gate Charge
- Low On-resistance

MARKING



TSOP-6




REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	2.70	3.10	G	0	0.10
B	2.60	3.00	H	0.60	REF.
C	1.40	1.80	J	0.12	REF.
D	1.10	MAX.	K	0°	10°
E	1.90	REF.	L	0.95	REF.
F	0.30	0.50			

PACKAGE INFORMATION

Package	MPQ	Leader Size
TSOP-6	3K	7 inch

TOP VIEW



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Ratings		Unit
			N-Channel	P-Channel	
Drain-Source Voltage		V _{DS}	30	-30	V
Gate-Source Voltage		V _{GS}	±20	±20	V
Continuous Drain Current ²	T _A =25℃	I _D	3.3	-2.3	A
	T _A =70℃		2.6	-1.8	
Pulsed Drain Current ¹		I _{DM}	10	-10	A
Power Dissipation @T _A =25℃		P _D	1.14		W
Linear Derating Factor			0.01		W / ℃
Operating Junction and Storage Temperature Range		T _J , T _{STG}	-55~150		℃
Thermal Resistance Rating					
Maximum Junction to Ambient ²		R _{θJA}	110		℃ / W

Notes:

1. Pulse width limited by Max. junction temperature.
2. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 5\text{sec}$; 180 $^\circ\text{C}$ / W when mounted on Min. copper pad.

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static							
Drain-Source Breakdown Voltage	N-Ch	BV _{DSS}	30	-	-	V	V _{GS} =0, I _D =250μA
	P-Ch		-30	-	-		V _{GS} =0, I _D =-250μA
Gate-Threshold Voltage	N-Ch	V _{GS(th)}	1	-	2.5	V	V _{DS} =V _{GS} , I _D =250μA
	P-Ch		-1	-	-2.5		V _{DS} =V _{GS} , I _D = -250μA
Forward Transconductance	N-Ch	g _{fs}	-	4	-	S	V _{DS} =5V, I _D =3A
	P-Ch		-	2	-		V _{DS} = -5V, I _D = -2A
Gate-Source Leakage Current	N-Ch	I _{GSS}	-	-	±100	nA	V _{GS} = ±20V
	P-Ch		-	-	±100		V _{GS} = ±20V
Drain-Source Leakage Current	N-Ch	I _{DSS}	-	-	1	uA	V _{DS} =30 V, V _{GS} =0
	P-Ch		-	-	-1		V _{DS} = -30 V, V _{GS} =0
	N-Ch		-	-	25		V _{DS} =24V, V _{GS} =0
	P-Ch		-	-	-25		V _{DS} = -24V, V _{GS} =0
Drain-Source On-Resistance ¹	N-Ch	R _{DS(ON)}	-	-	65	mΩ	V _{GS} =10V, I _D =3A
	P-Ch		-	-	120		V _{GS} = -10V, I _D = -2A
	N-Ch		-	-	90		V _{GS} =4.5V, I _D =2A
	P-Ch		-	-	170		V _{GS} = -4.5V, I _D = -1A
Total Gate Charge ¹	N-Ch	Q _g	-	3.1	-	nC	N-Channel V _{DS} =25V, V _{GS} = 4.5V, I _D = 3A P-Channel V _{DS} = -25V, V _{GS} = -4.5V, I _D = -2.0A
	P-Ch		-	3	-		
Gate-Source Charge	N-Ch	Q _{gs}	-	1.2	-		
	P-Ch		-	0.78	-		
Gate-Drain Charge	N-Ch	Q _{gd}	-	1.6	-		
	P-Ch		-	1.6	-		
Turn-on Delay Time ¹	N-Ch	T _{d(on)}	-	3.3	-	nS	N-Channel V _{DS} = 15V, R _G = 3.3Ω,R _D =15Ω V _{GS} = 10V, I _D = 1A P-Channel V _{DS} = -15V, R _G = 3.3Ω,R _D =15Ω V _{GS} =-5V, I _D = -1A
	P-Ch		-	7	-		
Rise Time	N-Ch	T _r	-	2.5	-		
	P-Ch		-	6	-		
Turn-off Delay Time	N-Ch	T _{d(off)}	-	13.2	-		
	P-Ch		-	15	-		
Fall Time	N-Ch	T _f	-	1.7	-		
	P-Ch		-	7.5	-		
Input Capacitance	N-Ch	C _{iss}	-	200	-	pF	N-Channel V _{GS} =0, V _{DS} =25V, f=1.0MHz P-Channel V _{GS} =0, V _{DS} =-25V, f=1.0MHz
	P-Ch		-	260	-		
Output Capacitance	N-Ch	C _{oss}	-	40	-		
	P-Ch		-	55	-		
Reverse Transfer Capacitance	N-Ch	C _{rss}	-	20	-		
	P-Ch		-	44	-		
Gate Resistance	N-Ch	R _g	-	2.3	3.0	Ω	f=1.0MHz
	P-Ch		-	4.3	5		

Notes:

1. Pulse test

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Source-Drain Diode							
Forward On Voltage ¹	N-Ch	V_{SD}	-	-	1.2	V	$I_S=0.9\text{A}, V_{GS}=0$
	P-Ch		-	-	-1.2		$I_S=-0.9\text{A}, V_{GS}=0$
Reverse Recovery Time	N-Ch	T_{rr}	-	14	-	ns	$I_S=3\text{A}, V_{GS}=0, dI/dt=100\text{A}/\mu\text{s}$
	P-Ch		-	15	-		$I_S=-2\text{A}, V_{GS}=0, dI/dt=100\text{A}/\mu\text{s}$
Reverse Recovery Charge	N-Ch	Q_{rr}	-	7	-	nC	$I_S=3\text{A}, V_{GS}=0, dI/dt=100\text{A}/\mu\text{s}$
	P-Ch		-	7	-		$I_S=-2\text{A}, V_{GS}=0, dI/dt=100\text{A}/\mu\text{s}$

Notes:

1. Pulse test

CHARACTERISTIC CURVES (N-Channel)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

CHARACTERISTIC CURVES (N-Channel)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform

CHARACTERISTIC CURVES (P-Channel)




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage v.s. Junction Temperature

CHARACTERISTIC CURVES (P-Channel)




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform