
### INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC02 1999 Sep 20



HILIP

### SAA7219

### CONTENTS

1	FEATURES
1.1 1.2 1.3	External interfaces CPU related features MPEG-2 systems features
2	GENERAL DESCRIPTION
2.1 2.2	SAA7219 overview SAA7219 in a DVB system
3	ORDERING INFORMATION
4	BLOCK DIAGRAM
5	PINNING INFORMATION
5.1 5.2	Pinning Pin description
6	APPLICATION INFORMATION
6.1	Memory configurations
7	PACKAGE OUTLINE
8	SOLDERING
8.1	Introduction to soldering surface mount packages
8.2	Reflow soldering
8.3	Wave soldering
8.4 8.5	Manual soldering Suitability of surface mount IC packages for wave and reflow soldering methods
9	DEFINITIONS
10	LIFE SUPPORT APPLICATIONS
11	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS

### SAA7219

### **1 FEATURES**

- Conditional access descrambling Digital Video Broadcasting (DVB) compliant and MULTI2 compliant
- Stream demultiplexing: Transport Stream (TS), Packetized Elementary Stream (PES), program and proprietary streams
- Internal 32-bit MIPS RISC based Central Processing Unit (CPU) supporting MIPS16 instruction set and running at 81 MHz
- Low-power sleep modes supported across the chip
- Comprehensive driver software and development tool support
- Package: SQFP208.

### 1.1 External interfaces

- Versatile compressed stream input at 108 Mbits/s
- A 32-bit microcontroller extension bus supporting DRAM, SDRAM, Flash, (E)PROM and external memory mapped I/O devices. It also supports a synchronous interface to communicate with the integrated MPEG Audio Video Graphics Decoder (AVGD) SAA7215 at 40.5 Mbytes.
- An IEEE 1284 interface (Centronics) supporting master and slave modes. Usable as a general purpose port.
- An interface to IEEE 1394 devices (such as Philips PDI 1394 chip-set)
- Two UART (RS232) data ports with Direct Memory Access (DMA) capabilities (187.5 kbits/s) including hardware flow control signals RXD, TXD, RTS and CTS for modem support
- A Synchronous Serial Interface (SSI) to connect an off-chip modem analog front-end
- An elementary UART with DMA capabilities, dedicated to front panel devices for instance
- Two dedicated smart-card reader interfaces (ISO 7816 compatible) with DMA capabilities
- Two I<sup>2</sup>C-bus master/slave transceivers with DMA capabilities, supporting the standard (100 kbit/s) and fast (400 kbits/s) I<sup>2</sup>C-bus modes
- 32 general purpose, bidirectional I/O interface pins, 8 of which may also be used as interrupt inputs
- One Pulse Width Modulated (PWM) output with 8-bit resolution



- A General Purpose/High Speed (GP/HS) interface supporting stream recording through IEEE 1394 interface IC
- An extended JTAG interface for board test support.

### 1.2 CPU related features

The SAA7219 contains an embedded RISC CPU, which incorporates the following features:

- A 32-bit PR3930 core running at 81 MHz
- 8-kbyte, 2-way set associative instruction cache
- 4-kbyte, 4-way set associative data cache
- A programmable Low-power mode, including wake-up on interrupt
- A memory management unit with 32 odd/even entries and variable page sizes
- Multiply/accumulate/divide unit with fast multiply/accumulate for 16-bit and 32-bit operands
- Two fully independent 24-bit timers and one 24-bit timer including watchdog facilities
- A real-time clock unit (active in Sleep mode)
- Built-in software debug support unit as part of Extended Enhanced JTAG debug interface
- On-chip SRAM of 4 kbytes for storing code which needs fast execution.

### 1.3 MPEG-2 systems features

- Hardware based parsing of Transport Stream (TS), Philips Semiconductors program and proprietary software data streams. Maximum input rate is 108 Mbits/s.
- A real-time descrambler consisting of 3 modules:
  - A control word bank containing 14 pairs (odd, even) of control words and a default control word
  - The DVB descrambler core implementing the stream decipher and block decipher algorithms
  - The MULTI2 descrambler algorithm implementing the CBC and OFB mode descrambling functions.

### SAA7219

- Hardware section filtering based on 32 different Packet Identifiers (PIDs) with a flexible number of filter conditions (8 or 4-byte condition plus 8 or 4-byte mask) per PID and a total filter capacity of 40 (8-byte condition checks) or up to 80 (4-byte condition checks) filter conditions:
  - 4 TS/PES filters for retrieval for data at TS or PES level for applications such as subtitling, TXT or retrieval of private data
  - Flexible DMA based storage of the 32 section substreams and 4 TS/PES data substreams in the external memory
- System time base management with a double counter mechanism for clock control and discontinuity handling, 2 Presentation Time Stamp (PTS)/Decoding Time Stamp (DTS) timers
- A GP/HS filter which can serve as an alternate input from for example IEEE 1394 devices. The IEEE 1394 GP/HS mode supports packet insertion and has an internal SRAM for storing 2 packets. It can also output either scrambled or descrambled TS to IEEE 1394 devices.

### 2 GENERAL DESCRIPTION

### 2.1 SAA7219 overview

The device is part of a comprehensive source decoding kit which contains all the hardware and software required to receive and decode MPEG-2 transport streams, including descrambling, demultiplexing. In addition, it includes a PR3930 core which is a 32-bit MIPS RISC-based CPU core supporting the MIPS 16 instruction set to reduce memory requirements and several peripheral interfaces such as UARTs, I<sup>2</sup>C-bus units, an IEC 1883, and an IEEE 1284 (Centronics) interface. The SAA7219 is therefore capable of performing all controller tasks in digital television receiver applications such as set-top boxes. Furthermore, the SAA7219 is compliant to DVB and MULTI2 standards. The SAA7219 receives transport streams through a versatile stream input interface capable of handling both byte-parallel and bit-serial streams in various formats, supporting data streams up to and including 13.5 Mbyte/s (108 Mbits/s). The stream data is first applied to an on-chip descrambler incorporating a DVB descrambling algorithm, on the basis of 14 control word pairs stored in on-chip RAM. Demultiplexing is subsequently applied to the stream, to separate up to 32 individual data streams.

The demultiplexer section includes clock recovery and timebase management. Program Specific Information (PSI), Service Information (SI), Conditional Access (CA) messages and private data are selected and stored in external memory, for subsequent off-line processing by the internal PR3930 CPU core.

To support advanced board testing facilities the SAA7219 includes boundary scan test hardware, according to the EJTAG standard. The device features a Low-power sleep mode, which is capable of sustaining set-top box stand-by functionality, thus eliminating the need for a separate front-panel controller. The SAA7219 requires a supply voltage of 3.3 V and most devices input and output interfaces are 5 V tolerant except the extension bus which is 3.3 V only. The SAA7219 is mounted in a SQFP208 package.

### 2.2 SAA7219 in a DVB system

The SAA7219 has been designed to offer optimum performance when used with the SAA7215 for MPEG-2e AVG decoding.

- Synchronous bus interface transfer at 40.5 MHz on 16 bits
- SAA7215 has one dedicated SDRAM for MPEG-2e audio video handling and one for graphics and CPU data. The second memory offers high bandwidth and low latency to the SAA7219 when accessing it to download graphics or executing some applications. This enables a high level of performance together with a low system cost by having one SDRAM for graphics and CPU data.

### **3 ORDERING INFORMATION**


TYPE NUMBER	PACKAGE						
	NAME	DESCRIPTION	VERSION				
SAA7219HS	SQFP208	plastic shrink quad flat package; 208 leads (lead length 1.3 mm); body $28 \times 28 \times 3.4$ mm	SOT316-1				



Preliminary specification

### MPEG2 Transport RISC processor

**SAA7219** 



1999 Sep 20


\_

σī

### SAA7219

### **5 PINNING INFORMATION**

### 5.1 Pinning



### 5.2 Pin description

1999 Sep 20

 Table 1
 SQFP208 package: 179 functional pins and 29 power supply pins

SYMBOL	PIN	I/O	BUFFER TYPE	VOLT <sup>(1)</sup>	DESCRIPTION
PIO interface (32 pins)	)	1		•	
PIO0 to PIO7	105 to 112	I/O	bidirectional, 3 mA output drive	5 V	usable as interrupt inputs and/or I/O lines
PIO8/BOOTIS32	113	I/O	bidirectional, 3 mA output drive	5 V	PIO bit and PIO-strap. At power-on, it indicates the data bus size of the booting device.
PIO9/BOOTIS16	114	I/O	bidirectional, 3 mA output drive	5 V	PIO bit and PIO-strap. At power-on, if BOOTIS32 is LOW, it indicates if the system should reboot from a 16-bit or 8-bit device.
PIO10 to PIO15	116 to 121	I/O	bidirectional, 3 mA output drive	5 V	PIO bit and PIO-strap
PIO(31:16)/D(31:16)	2, 4 to 9, 11 to 16, 18 to 20	I/O	bidirectional, 6 mA output drive	5 V	I/O lines or upper 16-bit data bus. The data bus width of the booting device is automatically configured at power-on.
Extension bus (58 pin	s)				
D15 to D0	21, 22, 24, 25, 28 to 30, 33 to 36, 38 to 41	I/O	bidirectional, 8 mA output drive	3.3 V	lower 16-bit data bus
A0 to A21	63 to 65, 67 to 71, 73 to 77, 81 to 85, 87 to 90	0	8 mA output drive	3.3 V	address bus
RASON	49	0	8 mA output drive	3.3 V	row access strobe for DRAM and SDRAM Bank 0
RAS1N/DCS1N	48	0	8 mA output drive	3.3 V	row access strobe for DRAM and SDRAM Bank 1
LCASN	46	0	8 mA output drive	3.3 V	column access strobe lower byte
MLCASN	43	0	8 mA output drive	3.3 V	column access strobe mid lower byte
MUCASN	44	0	8 mA output drive	3.3 V	column access strobe mid upper byte
UCASN	42	0	8 mA output drive	3.3 V	column access strobe upper byte
WEN	62	0	8 mA output drive	3.3 V	write enable
DCS0N	47	0	8 mA output drive	3.3 V	chip select for SDRAM Bank 0
CS6N to CS0N	50 to 56	0	8 mA output drive	3.3 V	chip select
OEN	58	0	8 mA output drive	3.3 V	output enable
DTACKN	59	I	TTL input	5 V	Data termination acknowledge. Asserted LOW by the peripheral when the data bus is valid.
CS_SDN	60	0	2 mA output drive	3.3 V	selects the graphics SDRAM memory space of the SAA7215

## Philips Semiconductors

MPEG2 Transport RISC processor

SAA7219

7

ω

SYMBOL	PIN	I/O	BUFFER TYPE	VOLT <sup>(1)</sup>	DESCRIPTION
CS_RGN	61	0	2 mA output drive	3.3 V	selects the control registers of the SAA7215
CLK	91	0	8 mA output drive	3.3 V	40.5 MHz clock
UART 0 interface (4 p	oins)	·			
RXD0	141	I	TTL input	5 V	UART 0 receive data line or receive serial data
TXD0	142	0	2 mA output drive	3.3 V	UART 0 transmit data line or transmit serial data
RTSN0	143	0	2 mA output drive	3.3 V	UART 0 request to send or Frame synchronization reference of the SSI interface
CTSN0	144	I	TTL input	5 V	UART 0 clear to send or serial I/O interface clock of the SSI interface
UART 1 and SSI inter	faces (4 pins)	•			
RXD1/V34_RXD	137	I	TTL input	5 V	UART 1 receive data line or receive serial data of the SSI interface
TXD1/V34_TXD	138	0	2 mA output drive	3.3 V	UART 1 transmit data line or transmit serial data of the SSI interface
RTSN1/V34_FS	139	I/O	bidirectional, 3 mA output drive	5 V	UART 1 request to send (output) or frame synchronization reference of the SSI interface (input)
CTSN1/V34_CLK	140	I	TTL input	5 V	UART 1 clear to send or serial input interface clock of the SSI interface (up to 3.375 MHz)
MCLK	146	0	2 mA output drive	3.3 V	master clock for the SSI interface (36.684 MHz)
UART 2 interface (2 p	pins)	•			
RXD2	135	I	TTL input	5 V	UART 2 receive data line
TXD2	136	0	2 mA output drive	3.3 V	UART 2 transmit data line
I <sup>2</sup> C-bus 0 interface (2	2 pins)				
SCL0	149	I/O	bidirectional with open-drain 8 mA output drive	5 V	I <sup>2</sup> C-bus 0 clock line
SDA0	150	I/O	bidirectional with open-drain 8 mA output drive	5 V	I <sup>2</sup> C-bus 0 data line

## Philips Semiconductors

MPEG2 Transport RISC processor

Preliminary specification

-
Q
36
Se
ö
N
0

ဖ

SYMBOL	PIN	I/O	BUFFER TYPE	VOLT <sup>(1)</sup>	DESCRIPTION			
I <sup>2</sup> C-bus 1 interface (2 pir	<sup>2</sup> C-bus 1 interface (2 pins)							
SCL1	147	I/O	bidirectional with open-drain 8 mA output drive	5 V	I <sup>2</sup> C-bus 1 clock line			
SDA1	148	I/O	bidirectional with open-drain 8 mA output drive	5 V	I <sup>2</sup> C-bus 1 data line			
Smart card 0 interface (5	pins)							
CLK_CARD0	128	0	2 mA output drive	3.3 V	ISO UART 0 card clock			
CMDVCCN0	129	0	2 mA output drive	3.3 V	ISO UART 0 Command of the VCC			
RSTIN0	132	0	2 mA output drive	3.3 V	ISO UART 0 Reset of the card			
OFFN0	133	1	TTL input	5 V	ISO UART 0 Card presence			
SC_I/O0	134	I/O	bidirectional with open-drain 8 mA output drive	5 V	ISO UART 0 I/O line			
Smart card 1 interface (5	j pins)							
CLK_CARD1	122	0	2 mA output drive	3.3 V	ISO UART 1 card clock			
CMDVCCN1	123	0	2 mA output drive	3.3 V	ISO UART 1 Command of the VCC			
RSTIN1	124	0	2 mA output drive	3.3 V	ISO UART 1 Reset of the card			
OFFN1	125	1	TTL input	5 V	ISO UART 1 Card presence			
SC_I/O1	126	I/O	bidirectional with open-drain 8 mA output drive	5 V	ISO UART 1 I/O line			
Input Stream interface (1	11 pins)							
PKTSTROBE	154	I	TTL input	5 V	byte strobe or bit strobe			
PKTSYNC	155	1	TTL input	5 V	packet synchronization			
PKTVALID	156	1	TTL input	5 V	data valid, or bit stream word select			
PKTDATA7 to PKTDATA0	157 to 164	1	TTL input	5 V	8-bit primary TS data input			
GP/HS interface (11 pins	;)							
GPDATA7 to GPDATA0	166 to 169, 171 to 174	I/O	bidirectional, 3 mA output drive	5 V	GP/HS data bus			
GPVALID	175	I/O	bidirectional, 3 mA output drive	5 V	GP/HS control lines			
GPSYNC	176	I/O	bidirectional, 3 mA output drive	5 V	GP/HS control lines			
GPSTROBE	177	I/O	bidirectional, 3 mA output drive	5 V	GP/HS control lines			

MPEG2 Transport RISC processor

<u> </u>
9
90
Š
ě
ö
N
0

10

SAA7215 MPEG interfac V_STROBE	93	0			
V_STROBE		0	O an A martine of all inc		
			2 mA output drive	3.3 V	HIGH-to-LOW transition strobes the video data in the AV_DATA stream
A_STROBE	94	0	2 mA output drive	3.3 V	HIGH-to-LOW transition strobes the audio data in the AV_DATA stream
AV_ERROR	95	0	2 mA output drive	3.3 V	flag for bit stream error (active HIGH)
AV_DATA7 to AV_DATA0	96 to 103	0	2 mA output drive	3.3 V	MPEG audio/video stream output port
EEE 1284 interface (18	oins)				
GPD0 to GPD7	190 to 197	I/O	bidirectional, 3 mA output drive	5 V	parallel data bus
NSELECTIN	199	I/O	bidirectional, 3 mA output drive	5 V	host to peripheral select line
NINIT	200	I/O	bidirectional, 3 mA output drive	5 V	host to peripheral control line
NSTROBE	201	I/O	bidirectional, 3 mA output drive	5 V	host to peripheral strobe line
NACK	202	I/O	bidirectional, 3 mA output drive	5 V	peripheral acknowledge line
BUSY	203	I/O	bidirectional, 3 mA output drive	5 V	peripheral busy line
PERROR	204	I/O	bidirectional, 3 mA output drive	5 V	peripheral error line
SELECT	205	I/O	bidirectional, 3 mA output drive	5 V	peripheral on-line
NAUTOF	206	I/O	bidirectional, 3 mA output drive	5 V	host to peripheral control line
NFAULT	207	I/O	bidirectional, 3 mA output drive	5 V	peripheral error line
DIR1284	208	0	2 mA output drive	3.3 V	direction control of the external buffers
PWM interface (1 pin)					
PWM0	165	0	open-drain 8 mA output drive	5 V	open-drain 5 V tolerant for VCXO control
System interface (3 pins	)			•	
RESETN	1	I/O	bidirectional with open-drain 8 mA output drive and Schmitt trigger input with high hysteresis	3.3 V	General system reset; active LOW. The pad is bidirectional with an open-drain which is asserted LOW when the internal watchdog time out is detected.
XTAL1	153	I		3.3 V	13.5 MHz crystal input
XTAL2	152	0		3.3 V	13.5 MHz crystal output

MPEG2 Transport RISC processor

SYMBOL	PIN	I/O	BUFFER TYPE	VOLT <sup>(1)</sup>	DESCRIPTION
JTAG and Test interfa	ace (5 pins)		1	I. I.	
TDO	178	0	3-state, 2 mA output drive	3.3 V	Test data output/Target PC output.
					Real-Time Trace mode off. Serial output data is shifted from JTAG instruction register to the TDO pin at the falling of the TCK clock. When no data is shifted out, TDO is 3-stated.
					Real-Time Trace mode on. TDO provides non-sequential program counter output at the processor clock speed.
TDI	179	Ι	TTL input	5 V	Test data input/Debug interrupt.
					Real-Time Trace mode off. Serial input data (TDI) is shifted into the JTAG instruction register or data register on the rising edge of the TCK clock, depending of the TAP controller state.
					Real-Time Trace mode on. An active LOW level at this input sampled by TCK positive edge, is used as interrupt to switch the Real-Time Trace mode off (standard JTAG).
TMS	180	I	TTL input	5 V	Test mode select. This input is decoded by the TAP controller to control test operation. Sampled on TCK rising edge.
TRST	181	I	TTL input	5 V	Test reset. Active LOW level for asynchronous reset of the EJTAG module, independent of the processor logic.
ТСК	184	I	TTL input	5 V	Test clock. Input clock used to shift data into or out the JTAG instruction or data register.
EJTAG extension res	erved for PR3930 (4	pins)			
DSU_CLK	185	0	2 mA output drive	3.3 V	DSU clock is equivalent to the processor clock. Captures address and data from pin TDO when PC trace mode is on. Is 3-stated when bit 0 or 15 of the JTAG Control Register is logic 0.
PCST0 to PCST2	186, 188, 189	0	2 mA output drive	3.3 V	CPU status: debug mode, pipeline stall, occurrence of exception

SAA7219

Preliminary specification

1999 Sep 20

Philips Semiconductors

SYMBOL	PIN	I/O	BUFFER TYPE	VOLT <sup>(1)</sup>	DESCRIPTION
Supplies (29 pins)					
V <sub>DD(P)</sub>	3, 17, 31, 43, 66, 80, 92, 115, 145, 187	_	-	_	pad supply voltage
V <sub>SS(P)</sub>	10, 23, 37, 57, 72, 86, 104, 127, 170, 198	-	-	-	ground supply
V <sub>DD(C)</sub>	27, 79, 130, 182	-	-	_	core supply voltage
V <sub>SS(C)</sub>	26, 78, 131, 183	_	-	-	ground supply
V <sub>DD(PLL)</sub>	151	_	_	_	analog supply for the on-chip PLLs


### Note

 5 V tolerant inputs can receive signals swinging between V<sub>SS</sub> and 3.3 V or V<sub>SS</sub> and 5 V. 5 V tolerant bidirectional I/O pins can receive signals swinging between V<sub>SS</sub> and 3.3 V or V<sub>SS</sub> and 5 V when they are inputs and swing between V<sub>SS</sub> and V<sub>DD</sub> when they are outputs. MPEG2 Transport RISC processor

Preliminary specification

### SAA7219

### **6** APPLICATION INFORMATION





### SAA7219

### 6.1 Memory configurations

### Table 2 Low-end and high-end memory configurations


CONFIGURATION	SDRAM	DRAM	PROM	FLASH PERIPHERALS
Low-end	1M × 16	256K × 16	512K × 8	-
High-end	up to 2 banks of 64 Mbits	up to 2 banks of 4 Mbytes	up to 4 Mbytes	2 to 7 banks of up to 4 Mbytes





### 7 PACKAGE OUTLINE

SQFP208: plastic shrink quad flat package; 208 leads (lead length 1.3 mm); body 28 x 28 x 3.4 mm



SAA7219

SOT316-1

### 8 SOLDERING

### 8.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

### 8.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

### 8.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 8.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

### SAA7219

### 8.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD	
	WAVE	REFLOW <sup>(1)</sup>
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable

### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

### SAA7219

### 9 **DEFINITIONS**

Data sheet status		
Objective specification	This data sheet contains target or goal specifications for product development.	
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.	
Product specification	This data sheet contains final product specifications.	
Limiting values		
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.		
Application information		

Where application information is given, it is advisory and does not form part of the specification.

### 10 LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### 11 PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

SAA7219

NOTES

### Philips Semiconductors – a worldwide company

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Argentina: see South America Australia: 3 Figtree Drive, HOMEBUSH, NSW 2140, Tel. +61 2 9704 8141, Fax. +61 2 9704 8139 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. +43 1 60 101 1248. Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14, Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Via Casati, 23 - 20052 MONZA (MI), Tel. +39 039 203 6838. Fax +39 039 203 6800 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5057 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

Middle East: see Italy

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO. Tel. +47 22 74 8000, Fax. +47 22 74 8341 Pakistan: see Singapore Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474 Poland: Al.Jerozolimskie 195 B, 02-222 WARSAW, Tel. +48 22 5710 000, Fax. +48 22 5710 001 Portugal: see Spain Romania: see Italy Russia: Philips Russia, UI. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919 Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762, Tel. +65 350 2538, Fax. +65 251 6500 Slovakia: see Austria Slovenia: see Italy South Africa: S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 58088 Newville 2114, Tel. +27 11 471 5401, Fax. +27 11 471 5398 South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil Tel. +55 11 821 2333. Fax. +55 11 821 2382 Spain: Balmes 22, 08007 BARCELONA Tel. +34 93 301 6312, Fax. +34 93 301 4107 Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745 Switzerland: Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263 Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2886, Fax. +886 2 2134 2874 Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd. 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793 Turkey: Yukari Dudullu, Org. San. Blg., 2.Cad. Nr. 28 81260 Umraniye, ISTANBUL, Tel. +90 216 522 1500, Fax. +90 216 522 1813 Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461 United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 208 730 5000, Fax. +44 208 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545004/01/pp20

Date of release: 1999 Sep 20

Document order number: 9397 750 05378

SCA 68

Let's make things better.



