2M x 8Bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 2,097,152 x 8 bit Extended Data Out CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row, so called Hyper Page Mode. Power supply voltage (+5.0V or +3.3V), refresh cycle (2K Ref. or 4K Ref.), access time (-5 or -6), power consumption(Normal or Low power) and package type(SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{CAS}$-before-$\overline{RAS}$ refresh, $\overline{RAS}$-only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 2Mx8 EDO Mode DRAM family is fabricated using Samsung′s advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as graphic memory unit for microcomputer and personal computer.

FEATURES

- **Part Identification**

  - KM48C2004C/C-L (5V, 4K Ref.)
  - KM48C2104C/C-L (5V, 2K Ref.)
  - KM48V2004C/C-L (3.3V, 4K Ref.)
  - KM48V2104C/C-L (3.3V, 2K Ref.)

- **Active Power Dissipation**

Unit : mW

Speed	3.3V		5V	
	4K	2K	4K	2K
-5	324	396	495	605
-6	288	360	440	550

- **Refresh Cycles**

Part NO.	Vcc	Refresh cycle	Refresh period	
			Normal	L-ver
C2004C	5V	4K	64ms	128ms
V2004C	3.3V			
C2104C	5V	2K	32ms	
V2104C	3.3V			

- **Performance Range**

Speed	t_{RAC}	t_{CAC}	t_{RC}	t_{HPC}	Remark
-5	50ns	13ns	84ns	20ns	5V/3.3V
-6	60ns	15ns	104ns	25ns	5V/3.3V

- Extended Data Out Mode operation
  (Fast page mode with Extended Data Out)
- $\overline{CAS}$-before-$\overline{RAS}$ refresh capability
- $\overline{RAS}$-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- Fast parallel test mode capability
- TTL(5V)/LVTTL(3.3V) compatible inputs and outputs
- Early Write or output enable controlled write
- JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- Single +5V±10% power supply (5V product)
- Single +3.3V±0.3V power supply (3.3V product)

FUNCTIONAL BLOCK DIAGRAM



Note) *1 : 2K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

PIN CONFIGURATION (Top Views)

• **KM48C/V20(1)04CK**



• **KM48C/V20(1)04CS**



*A11 is N.C for KM48C/V2104C(5V/3.3V, 2K Ref. product)

K : 300mil 28 SOJ
S : 300mil 28 TSOP II

Pin Name	Pin Function
A0 - A11	Address Inputs (4K Product)
A0 - A10	Address Inputs (2K Product)
DQ0 - 7	Data In/Out
Vss	Ground
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{W}$	Read/Write Input
$\overline{OE}$	Data Output Enable
Vcc	Power(+5V)
	Power(+3.3V)
N.C	No Connection (2K Ref. product)

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating		Units
		3.3V	5V	
Voltage on any pin relative to V_{SS}	V_{IN},V_{OUT}	-0.5 to +4.6	-1.0 to +7.0	V
Voltage on V_{CC} supply relative to V_{SS}	V_{CC}	-0.5 to +4.6	-1.0 to +7.0	V
Storage Temperature	Tstg	-55 to +150	-55 to +150	°C
Power Dissipation	P_D	1	1	W
Short Circuit Output Current	I_{OS} Address	50	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A= 0 to 70°C)

Parameter	Symbol	3.3V			5V			Units
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	V_{CC}	3.0	3.3	3.6	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	0	0	0	V
Input High Voltage	V_{IH}	2.0	-	V_{CC}+0.3[*1]	2.4	-	V_{CC}+1.0[*1]	V
Input Low Voltage	V_{IL}	-0.3[*2]	-	0.8	-1.0[*2]	-	0.8	V

*1 : V_{CC}+1.3V/15ns(3.3V), V_{CC}+2.0V/20ns(5V), Pulse width is measured at V_{CC}
*2 : -1.3V/15ns(3.3V), -2.0V/20ns(5V), Pulse width is measured at V_{SS}

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Max	Parameter	Symbol	Min	Max	Units
3.3V	Input Leakage Current (Any input 0≤V_{IN}≤V_{IN}+0.3V, all other input pins not under test=0 Volt)	$I_{I(L)}$	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V≤V_{OUT}≤V_{CC})	$I_{O(L)}$	-5	5	uA
	Output High Voltage Level(I_{OH}=-2mA)	V_{OH}	2.4	-	V
	Output Low Voltage Level(I_{OL}=2mA)	V_{OL}	-	0.4	V
5V	Input Leakage Current (Any input 0≤V_{IN}≤V_{IN}+0.5V, all other input pins not under test=0 Volt)	$I_{I(L)}$	-5	5	uA
	Output Leakage Current (Data out is disabled, 0V≤V_{OUT}≤V_{CC})	$I_{O(L)}$	-5	5	uA
	Output High Voltage Level(I_{OH}=-5mA)	V_{OH}	2.4	-	V
	Output Low Voltage Level(I_{OL}=4.2mA)	V_{OL}	-	0.4	V

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Power	Speed	Max				Units
			KM48V2004C	KM48V2104C	KM48C2004C	KM48C2104C	
I_{CC1}	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA
I_{CC2}	Normal L	Don't care	1 1	1 1	2 1	2 1	mA mA
I_{CC3}	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA
I_{CC4}	Don't care	-5 -6	80 70	90 80	80 70	90 80	mA mA mA
I_{CC5}	Normal L	Don't care	0.5 200	0.5 200	1 250	1 250	mA uA
I_{CC6}	Don't care	-5 -6	90 80	110 100	90 80	110 100	mA mA mA
I_{CC7}	L	Don't care	250	250	300	300	uA
I_{CCS}	L	Don't care	200	200	250	250	uA

I_{CC1}* : Operating Current ($\overline{RAS}$ and $\overline{CAS}$ cycling @t_{RC}=min.)

I_{CC2} : Standby Current ($\overline{RAS}$=$\overline{CAS}$=$\overline{W}$=V_{IH})

I_{CC3}* : $\overline{RAS}$-only Refresh Current ($\overline{CAS}$=V_{IH}, $\overline{RAS}$ cycling @t_{RC}=min.)

I_{CC4}* : Hyper Page Mode Current ($\overline{RAS}$=V_{IL}, $\overline{CAS}$, Address cycling @t_{HPC}=min.)

I_{CC5} : Standby Current ($\overline{RAS}$=$\overline{CAS}$=$\overline{W}$=V_{CC}-0.2V)

I_{CC6}* : $\overline{CAS}$-Before-$\overline{RAS}$ Refresh Current ($\overline{RAS}$ and $\overline{CAS}$ cycling @t_{RC}=min.)

I_{CC7} : Battery back-up current, Average power supply current, Battery back-up mode
Input high voltage(V_{IH})=V_{CC}-0.2V, Input low voltage(V_{IL})=0.2V, $\overline{CAS}$=0.2V,
DQ=Don't care, T_{RC}=31.25us(4K/L-ver), 62.5us(2K/L-ver),
T_{RAS}=T_{RAS}min~300ns

I_{CCS} : Self Refresh Current
$\overline{RAS}$=$\overline{CAS}$=V_{IL}, $\overline{W}$=$\overline{OE}$=A0 ~ A11=V_{CC}-0.2V or 0.2V,
DQ0 ~ DQ7=V_{CC}-0.2V, 0.2V or Open

***Note :** I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1}, I_{CC3} and I_{CC6}, address can be changed maximum once while $\overline{RAS}$=V_{IL}. In I_{CC4}, address can be changed maximum once within one Hyper page mode cycle time, t_{HPC}.

CAPACITANCE (T_A=25°C, V_{CC}=5V or 3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A11]	C_{IN1}	-	5	pF
Input capacitance [$\overline{RAS}$, $\overline{CAS}$, $\overline{W}$, $\overline{OE}$]	C_{IN2}	-	7	pF
Output capacitance [DQ0 - DQ7]	C_{DQ}	-	7	pF

AC CHARACTERISTICS (0°C≤T_A≤70°C, See note 1,2)

Test condition (5V device) : V_{CC}=5.0V±10%, Vih/Vil=2.4/0.8V, Voh/Vol=2.0/0.8V
Test condition (3.3V device) : V_{CC}=3.3V±0.3V, Vih/Vil=2.0/0.8V, Voh/Vol=2.0/0.8V

Parameter	Symbol	-5		-6		Units	Notes
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	84		104		ns	
Read-modify-write cycle time	t_{RWC}	116		140		ns	
Access time from $\overline{RAS}$	t_{RAC}		50		60	ns	3,4,10
Access time from $\overline{CAS}$	t_{CAC}		13		15	ns	3,4,5
Access time from column address	t_{AA}		25		30	ns	3,10
$\overline{CAS}$ to output in Low-Z	t_{CLZ}	3		3		ns	3
Output buffer turn-off delay from $\overline{CAS}$	t_{CEZ}	3	13	3	15	ns	6,14
$\overline{OE}$ to output in Low-Z	t_{OLZ}	3		3		ns	3
Transition time (rise and fall)	t_T	2	50	2	50	ns	2
$\overline{RAS}$ precharge time	t_{RP}	30		40		ns	
$\overline{RAS}$ pulse width	t_{RAS}	50	10K	60	10K	ns	
$\overline{RAS}$ hold time	t_{RSH}	13		15		ns	
$\overline{CAS}$ hold time	t_{CSH}	38		45		ns	
$\overline{CAS}$ pulse width	t_{CAS}	8	10K	10	10K	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	20	37	20	45	ns	4
$\overline{RAS}$ to column address delay time	t_{RAD}	15	25	15	30	ns	10
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5		5		ns	
Row address set-up time	t_{ASR}	0		0		ns	
Row address hold time	t_{RAH}	10		10		ns	
Column address set-up time	t_{ASC}	0		0		ns	
Column address hold time	t_{CAH}	8		10		ns	
Column address to $\overline{RAS}$ lead time	t_{RAL}	25		30		ns	
Read command set-up time	t_{RCS}	0		0		ns	
Read command hold time referenced to $\overline{CAS}$	t_{RCH}	0		0		ns	8
Read command hold time referenced to $\overline{RAS}$	t_{RRH}	0		0		ns	8
Write command hold time	t_{WCH}	10		10		ns	
Write command pulse width	t_{WP}	10		10		ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	13		15		ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	8		10		ns	

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-5		-6		Units	Notes
		Min	Max	Min	Max		
Data set-up time	t_{DS}	0		0		ns	9
Data hold time	t_{DH}	8		10		ns	9
Refresh period (2K, Normal)	t_{REF}		32		32	ms	
Refresh period (4K, Normal)	t_{REF}		64		64	ms	
Refresh period (L-ver)	t_{REF}		128		128	ms	
Write command set-up time	t_{WCS}	0		0		ns	7
$\overline{CAS}$ to $\overline{W}$ delay time	t_{CWD}	30		34		ns	7
$\overline{RAS}$ to $\overline{W}$ delay time	t_{RWD}	67		79		ns	7
Column address to $\overline{W}$ delay time	t_{AWD}	42		49		ns	7
$\overline{CAS}$ precharge to $\overline{W}$ delay time	t_{CPWD}	47		54		ns	
$\overline{CAS}$ set-up time ($\overline{CAS}$ -before-$\overline{RAS}$ refresh)	t_{CSR}	5		5		ns	
$\overline{CAS}$ hold time ($\overline{CAS}$ -before-$\overline{RAS}$ refresh)	t_{CHR}	10		10		ns	
$\overline{RAS}$ to $\overline{CAS}$ precharge time	t_{RPC}	5		5		ns	
Access time from $\overline{CAS}$ precharge	t_{CPA}		28		35	ns	3
Hyper Page cycle time	t_{HPC}	20		25		ns	13
Hyper Page read-modify-write cycle time	t_{HPRWC}	47		56		ns	13
$\overline{CAS}$ precharge time (Hyper Page cycle)	t_{CP}	8		10		ns	
$\overline{RAS}$ pulse width (Hyper Page cycle)	t_{RASP}	50	200K	60	200K	ns	
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t_{RHCP}	30		35		ns	
$\overline{OE}$ access time	t_{OEA}		13		15	ns	
$\overline{OE}$ to data delay	t_{OED}	13		15		ns	
Output buffer turn off delay time from $\overline{OE}$	t_{OEZ}	3	13	3	15	ns	6
$\overline{OE}$ command hold time	t_{OEH}	13		15		ns	
Write command set-up time (Test mode in)	t_{WTS}	10		10		ns	11
Write command hold time (Test mode in)	t_{WTH}	10		10		ns	11
$\overline{W}$ to $\overline{RAS}$ precharge time($\overline{C}$-B-$\overline{R}$ refresh)	t_{WRP}	10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time($\overline{C}$-B-$\overline{R}$ refresh)	t_{WRH}	10		10		ns	
Output data hold time	t_{DOH}	5		5		ns	
Output buffer turn off delay from $\overline{RAS}$	t_{REZ}	3	13	3	15	ns	6,14
Output buffer turn off delay from $\overline{W}$	t_{WEZ}	3	13	3	15	ns	6
$\overline{W}$ to data delay	t_{WED}	15		15		ns	
$\overline{OE}$ to $\overline{CAS}$ hold time	t_{OCH}	5		5		ns	
$\overline{CAS}$ hold time to $\overline{OE}$	t_{CHO}	5		5		ns	
$\overline{OE}$ precharge time	t_{OEP}	5		5		ns	
$\overline{W}$ pulse width (Hyper Page Cycle)	t_{WPE}	5		5		ns	
$\overline{RAS}$ pulse width ($\overline{C}$-B-$\overline{R}$ self refresh)	t_{RASS}	100		100		us	15,16,17
$\overline{RAS}$ precharge time ($\overline{C}$-B-$\overline{R}$ self refresh)	t_{RPS}	90		110		ns	15,16,17
$\overline{CAS}$ hold time ($\overline{C}$-B-$\overline{R}$ self refresh)	t_{CHS}	-50		-50		ns	15,16,17

TEST MODE CYCLE

(Note 11)

Parameter	Symbol	-5		-6		Units	Note
		Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	89		109		ns	
Read-modify-write cycle time	t_{RWC}	121		145		ns	
Access time from $\overline{RAS}$	t_{RAC}		55		65	ns	3,4,10,12
Access time from $\overline{CAS}$	t_{CAC}		18		20	ns	3,4,5,12
Access time from column address	t_{AA}		30		35	ns	3,10,12
$\overline{RAS}$ pulse width	t_{RAS}	55	10K	65	10K	ns	
$\overline{CAS}$ pulse width	t_{CAS}	13	10K	15	10K	ns	
$\overline{RAS}$ hold time	t_{RSH}	18		20		ns	
$\overline{CAS}$ hold time	t_{CSH}	43		50		ns	
Column address to $\overline{RAS}$ lead time	t_{RAL}	30		35		ns	
$\overline{CAS}$ to $\overline{W}$ delay time	t_{CWD}	35		39		ns	7
$\overline{RAS}$ to $\overline{W}$ delay time	t_{RWD}	72		84		ns	7
Column address to $\overline{W}$ delay time	t_{AWD}	47		54		ns	7
$\overline{CAS}$ precharge to $\overline{W}$ delay time	t_{CPWD}	52		59		ns	
Hyper Page cycle time	t_{HPC}	25		30		ns	13
Hyper Page read-modify-write cycle time	t_{HPRWC}	53		61		ns	13
$\overline{RAS}$ pulse width (Hyper Page cycle)	t_{RASP}	55	200K	65	200K	ns	
Access time from $\overline{CAS}$ precharge	t_{CPA}		33		40	ns	3
$\overline{OE}$ access time	t_{OEA}		18		20	ns	
$\overline{OE}$ to data delay	t_{OED}	18		20		ns	
$\overline{OE}$ command hold time	t_{OEH}	18		20		ns	

NOTES

1. An initial pause of 200us is required after power-up followed by any 8 $\overline{RAS}$-only refresh or $\overline{CAS}$-before-$\overline{RAS}$ refresh cycles before proper device operation is achieved.
2. V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH}(min) and V_{IL}(max) and are assumed to be 2ns for all inputs.
3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF.
4. Operation within the t_{RCD}(max) limit insures that t_{RAC}(max) can be met. t_{RCD}(max) is specified as a reference point only. If t_{RCD} is greater than the specified t_{RCD}(max) limit, then access time is controlled exclusively by t_{CAC}.
5. Assumes that $t_{RCD} \geq t_{RCD}$(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{oh} or V_{ol}.
7. t_{WCS}, t_{RWD}, t_{CWD} and t_{AWD} are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}$(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If $t_{CWD} \geq t_{CWD}$(min), $t_{RWD} \geq t_{RWD}$(min) and $t_{AWD} \geq t_{AWD}$(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
8. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
9. These parameters are referenced to $\overline{CAS}$ falling edge in early write cycles and to $\overline{W}$ falling edge in $\overline{OE}$ controlled write cycle and read-modify-write cycles.
10. Operation within the t_{RAD}(max) limit insures that t_{RAC}(max) can be met. t_{RAD}(max) is specified as a reference point only. If t_{RAD} is greater than the specified t_{RAD}(max) limit, then access time is controlled by t_{AA}.
11. These specifications are applied in the test mode.
12. In test mode read cycle, the value of t_{RAC}, t_{AA}, t_{CAC} is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
13. $t_{ASC} \geq 6$ns, Assume t_T = 2.0ns
14. If $\overline{RAS}$ goes high before $\overline{CAS}$ high going, the open circuit condition of the output is achieved by $\overline{CAS}$ high going. If $\overline{CAS}$ goes high before $\overline{RAS}$ high going, the open circuit condition of the output is achieved by $\overline{RAS}$ high going.
15. If $t_{RASS} \geq 100$us, then $\overline{RAS}$ precharge time must use t_{RPS} instead of t_{RP}.
16. For $\overline{RAS}$-only refresh and burst $\overline{CAS}$-before-$\overline{RAS}$ refresh mode, 4096(4K)/2048(2K) cycles of burst refresh must be executed within 64ms/32ms before and after self refresh, in order to meet refresh specification.
17. For distributed $\overline{CAS}$-before-$\overline{RAS}$ with 15.6us interval $\overline{CAS}$-before-$\overline{RAS}$ refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.

READ CYCLE


tRC
tRAS
tRP
RAS
VIH -
VIL -
tCSH
tCRP
tRCD
tRSH
tCRP
CAS
VIH -
VIL -
tCAS
tRAD
tRAL
tASR
tRAH
tASC
tCAH
A
VIH -
VIL -
ROW ADDRESS
COLUMN ADDRESS
tRCH
tRCS
tRRH
W
VIH -
VIL -
tWEZ
tCEZ
tAA
tOEZ
OE
VIH -
VIL -
tOEA
tOLZ
tCAC
tCLZ
tREZ
tRAC
DQ0 ~ DQ3(7)
VOH -
VOL -
OPEN
DATA-OUT
Don't care
Undefined

WRITE CYCLE (EARLY WRITE)

NOTE : D_{OUT} = OPEN



WRITE CYCLE ($\overline{OE}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN



READ - MODIFY - WRITE CYCLE



HYPER PAGE READ CYCLE



HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



HYPER PAGE READ-MODIFY-WRITE CYCLE



HYPER PAGE READ AND WRITE MIXED CYCLE



$\overline{RAS}$ - ONLY REFRESH CYCLE*

NOTE : $\overline{W}$, $\overline{OE}$, D_{IN} = Don't care

D_{OUT} = OPEN



$\overline{CAS}$ - BEFORE - $\overline{RAS}$ REFRESH CYCLE

NOTE : $\overline{OE}$, A = Don't care





HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



$\overline{CAS}$ - BEFORE - $\overline{RAS}$ SELF REFRESH CYCLE

NOTE : $\overline{OE}$, A = Don't care



TEST MODE IN CYCLE

NOTE : $\overline{OE}$, A = Don't care



PACKAGE DIMENSION

28 SOJ 300mil

Units : Inches (millimeters)



28 TSOP(II) 300mil

Units : Inches (millimeters)