# **intersil**®

Data Sheet

December 22, 2006

# *Dual, 500MHz Triple, Multiplexing Amplifiers*

The ISL59482 contains two independent fixed gain of 2 triple 4:1 MUX amplifiers that feature high slew rate and excellent bandwidth for RGB video switching. Each RGB 4:1 MUX contains binary coded, channel select logic inputs (S0, S1), and separate logic inputs for High Impedance Output (HIZ) and power-down (EN) modes. The HIZ state presents a high impedance at the output so that both RGB MUX outputs can be wired together to form an 8:1 RGB MUX amplifier or, they can be used in R-R, G-G, and B-B pairs to form a 4:1 differential input/output MUX. Separate power-down mode controls (EN1, EN2,) are included to turn off unneeded circuitry in power sensitive applications. With both EN pins pulled high, the ISL59482 enters a standby power mode-consuming just 34mW.

#### TABLE 1. CHANNEL SELECT LOGIC TABLE ISL59482

S1-1, 2	S0-1, 2	EN1, 2	HIZ1, 2	OUTPUT1, 2
0	0	0	0	IN0 (A, B, C)
0	1	0	0	IN1 (A, B, C)
1	0	0	0	IN2 (A, B, C)
1	1	0	0	IN3 (A, B, C)
Х	Х	1	Х	Power-down
Х	Х	0	1	High Z

## Features

- Dual, Triple 4:1 Multiplexers for RGB
- 520MHz Bandwidth into 500  $\Omega$  Load
- ±1600 V/µs Slew Rate
- Externally Configurable for Various Video MUX Circuits Including:
  - 8:1 RGB MUX
  - Two Separate 4:1 RGB MUX
  - 4:1 Differential RGB Video MUX
- Internally Fixed Gain-of-2
- High Impedance Outputs (HIZ)
- Power-Down Mode (EN)
- ±5V Operation
- Supply Current 16mA/Ch maximum
- Pb-free Plus Anneal Available (RoHS Compliant)


# Applications

- HDTV/DTV analog inputs
- Video projectors, Computer monitors
- Set-top boxes
- Security video
- Broadcast video equipment


# **Ordering Information**

PART NUMBER (Note)	PART MARKING	TAPE & REEL	PACKAGE (Pb-Free)	PKG. DWG. #
ISL59482IRZ	ISL59482 IRZ	-	48 Ld Exposed Pad 7x7 QFN	L48.7x7B
ISL59482IRZ-T13	ISL59482 IRZ	13"	48 Ld Exposed Pad 7x7 QFN	L48.7x7B

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.



# Functional Diagram ISL59482



#### Absolute Maximum Ratings (T<sub>A</sub> = +25°C)

Supply Voltage (V+ to V-)
Input Voltage
Supply Turn-on Slew Rate 1V/µs
Digital and Analog Input Current (Note 1) 50mA
Output Current (Continuous) 50mA
ESD Rating
Human Body Model (Per MIL-STD-883 Method 3015.7)2500V
Machine Model

Storage Temperature Range	65°C to +150°C
Ambient Operating Temperature	40°C to +85°C
Operating Junction Temperature	40°C to +125°C
Power Dissipation	See Curves

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. If an input signal is applied before the supplies are powered up, the input current must be limited to these maximum values.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore:  $T_J = T_C = T_A$ 


	$C_L = 5pF$ unless otherw	vise specified.				
PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
GENERAL						
+I <sub>S</sub> Enabled	Enabled Supply Current	No load, $V_{IN} = 0V$ , $\overline{EN1}$ , $EN2$ Low	77	88	96	mA
-I <sub>S</sub> Enabled	Enabled Supply Current	No load, $V_{IN} = 0V$ , $\overline{EN1}$ , $EN2$ Low	-90	-82	-70	mA
+I <sub>S</sub> Disabled	Disabled Supply Current	No load, V <sub>IN</sub> = 0V, EN1, EN2 High	4	6.8	7.6	mA
-I <sub>S</sub> Disabled	Disabled Supply Current	No load, $V_{IN} = 0V$ , $\overline{EN1}$ , $EN2$ High	-80	-12		μA
V <sub>OUT</sub>	Positive and Negative Output Swing	$V_{IN} = \pm 2.5 V, R_{L} = 500 \Omega$	±3.8	±4.0	±4.2	V
IOUT	Output Current	$R_L = 10\Omega$ to GND	±80	±135	±180	mA
V <sub>OS</sub>	Output Offset Voltage		-60	-25	20	mV
lb	Input Bias Current	V <sub>IN</sub> = 0V	-10	-2	+10	μA
R <sub>OUT</sub>	HIZ Output Resistance	HIZ = Logic High	700	1000	1300	Ω
R <sub>OUT</sub>	Enabled Output Resistance	HIZ = Logic Low		0.1		Ω
R <sub>IN</sub>	Input Resistance	V <sub>IN</sub> = ±1.75V		10		MΩ
$A_{CL}$ or $A_V$	Voltage Gain	$V_{IN} = \pm 0.75 V$ , R <sub>L</sub> = 500 $\Omega$	1.94	1.99	2.04	V/V
I <sub>HIZ</sub>	Output Current in Three-state	V <sub>OUT</sub> = 0V		15		μA
LOGIC				1	1	
VIH	Input High Voltage (Logic Inputs)			2		V
V <sub>IL</sub>	Input Low Voltage (Logic Inputs)			0.8		V
IIH	Input High Current (Logic Inputs)	V <sub>H</sub> = 5V	200	260	320	μA
١ <sub>١L</sub>	Input Low Current (Logic Inputs)	$V_{L} = 0V$	-10	-2	+10	μA
AC GENERAL				1	Ľ	
PSRR	Power Supply Rejection Ratio	DC, PSRR V+ & V- combined V <sub>OUT</sub> = 0dBm	45	53		dB
Xtalk	Channel to Channel Crosstalk	f = 10MHz, ChX-Ch Y-Talk V <sub>IN</sub> = 1Vp-p; C <sub>L</sub> = 1.2pF		65		dB
Off - ISO	Off-state Isolation	f = 10MHz, Ch-Ch Off Isolation V <sub>IN</sub> = 1Vp-p; C <sub>L</sub> = 1.2pF		90		dB
dG	Differential Gain Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 1.2pF		0.008		%
dP	Differential Phase Error	NTC-7, R <sub>L</sub> = 150, C <sub>L</sub> = 1.2pF		0.01		o


**Electrical Specifications** V1 + = V2 + = +5V, V1 - = V2 - = -5V, GND = 0V,  $T_A = +25^{\circ}C$ , Input Video =  $0.5V_{P-P}$  and  $R_L = 500\Omega$  to GND,  $C_1 = 5pE$  unless otherwise specified

Electrical Specifications	V1+ = V2+ = +5V, V1- = V2- = -5V, GND = 0V, $T_A$ = +25°C, Input Video = 0.5V <sub>P-P</sub> and $R_L$ = 500 $\Omega$ to GND,
-	C <sub>L</sub> = 5pF unless otherwise specified. <b>(Continued)</b>

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
BW	Small Signal -3dB Bandwidth	V <sub>OUT</sub> = 0.2Vp-p; R <sub>L</sub> = 500Ω, C <sub>L</sub> = 1.2pF		520		MHz
		V <sub>OUT</sub> = 0.2Vp-p; R <sub>L</sub> = 150Ω, C <sub>L</sub> = 1.2pF		420		MHz
	Large Signal -3dB Bandwidth	$V_{OUT} = 2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		250		MHz
		$V_{OUT} = 2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		230		MHz
FBW	0.1dB Bandwidth	$V_{OUT} = 2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		35		MHz
		$V_{OUT} = 2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		90		MHz
SR	Slew Rate	25% to 75%, R <sub>L</sub> = 150Ω, Input Enabled, C <sub>L</sub> = 1.5pF	bled, 1600			V/µs
RANSIENT RE	SPONSE			•		
tr, tf Large	Large Signal Rise, Fall TImes, tr, tf,	$V_{OUT} = 2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		1.2		ns
Signal	10% - 90%	$V_{OUT} = 2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		1.2		ns
tr, tf, Small	Small Signal Rise, Fall TImes, tr, tf,	$V_{OUT} = 0.2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		0.7		ns
Signal	10% - 90%	$V_{OUT} = 0.2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		0.8		ns
ts 0.1%	Settling TIme to 0.1%	$V_{OUT} = 2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		22		ns
		$V_{OUT} = 2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		24		ns
ts 1%	Settling TIme to 1%	$V_{OUT} = 2Vp-p; R_L = 500\Omega, C_L = 1.2pF$		5		ns
		$V_{OUT} = 2Vp-p; R_L = 150\Omega, C_L = 1.2pF$		7		ns
	IARACTERISTICS			•		
V <sub>GLITCH</sub>	Channel-to-Channel Switching Glitch	V <sub>IN</sub> = 0V, C <sub>L</sub> = 1.2pF		60		mV <sub>P-P</sub>
	EN Switching Glitch	V <sub>IN</sub> = 0V, C <sub>L</sub> = 1.2pF		200		mV <sub>P-P</sub>
	HIZ Switching Glitch	V <sub>IN</sub> = 0V, C <sub>L</sub> = 1.2pF	300			mV <sub>P-P</sub>
t <sub>SW-L-H</sub>	Channel Switching Time Low to High	1.2V logic threshold to 10% movement of analog output	ent of 22			ns
<sup>t</sup> SW-H-L	Channel Switching Time High to Low	1.2V logic threshold to 10% movement of analog output		25		ns
tpd	Propagation Delay	10% to 10%		0.9		ns


**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified.







ISL59482



*Typical Performance Curves*  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)

5

1k

 $R_L = 150\Omega$ 

C<sub>L</sub> = 1.2pF

1G

100M

ΝШ PSRR (V+)

10

100


10M

FREQUENCY (Hz)


100M

1G


FREQUENCY (Hz)



**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)




**Typical Performance Curves**  $V_S = \pm 5V$ ,  $R_L = 500\Omega$  to GND,  $T_A = +25^{\circ}C$ , unless otherwise specified. (Continued)



TIME (5ns/DIV)

V<sub>OUT</sub> = 2Vp-p R<sub>L</sub> = 150Ω C<sub>L</sub> = 1.2pF

FIGURE 18. PULSE OVERSHOOT vs V<sub>OUT</sub>, C<sub>L</sub>; R<sub>L</sub>=150 $\Omega$ 











FIGURE 21. ENABLE SWITCHING GLITCH VIN = 0V








FIGURE 25. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE






FIGURE 22. ENABLE TRANSIENT RESPONSE VIN = 1V










# **Pin Description**

ISL59482 (48 LD QFN)	PIN NAME	EQUIVALENT CIRCUIT	DESCRIPTION
1	OUTC1	Circuit 3	Output of amplifier C1
2	OUTB1	Circuit 3	Output of amplifier B1
3, 23	V1-, V2-	Circuit 4A	Negative power supply #1 and #2
4	OUTA1	Circuit 3	Output of amplifier A1
5, 25	V1+, V2+	Circuit 4A	Positive Power Supply #1 and #2
6	EN1	Circuit 2	Device enable (active low) w/internal pull-down resistor. A logic High puts device into power-down mode
26	EN2		leaving the logic circuitry active. This state is not recommended for logic control where more than one MUX-amp share the same video output line.
7	HIZ1	Circuit 2	Output disable (active high) w/internal pull-down resistor. A logic high puts the output in a high
27	HIZ2		impedance state. Use this state when more than one MUX-amp share the same video output line.
8	IN0C1	Circuit 1	Channel 0 input for amplifier C1
9	IN0B1	Circuit 1	Channel 0 input for amplifier B1
10	IN0A1	Circuit 1	Channel 0 input for amplifier A1
11	GND	Circuit 4A	Ground pin for amplifier A1
12	IN1A1	Circuit 1	Channel 1 input for amplifier A1
13	IN2B2	Circuit 1	Channel 2 input for amplifier B2
14	IN2C2	Circuit 1	Channel 2 input for amplifier C2
15	GND	Circuit 4B	Ground pin for amplifier C2
16	IN3A2	Circuit 1	Channel 3 input for amplifier A2
17	IN3B2	Circuit 1	Channel 3 input for amplifier B2
18	IN3C2	Circuit 1	Channel 3 input for amplifier C2
19, 47	S1-2, S1-1	Circuit 2	Channel select pin MSB (binary logic code) for amplifiers A2, B2, C2 (S1-2) and A1, B1, C1 (S1-1)
20, 48	S0-2, S0-1	Circuit 2	Channel select pin LSB (binary logic code) for amplifiers A2, B2, C2 (S0-2) and A1, B1, C1 (S0-1)
21	OUTC2	Circuit 2	Output of amplifier C2
22	OUTB2	Circuit 1	Output of amplifier B2
24	OUTA2	Circuit 1	Output of amplifier A2
28	IN0C2	Circuit 1	Channel 0 input for amplifier A2
29	IN0B2	Circuit 1	Channel 0 input for amplifier B2
30	IN0A2	Circuit 1	Channel 0 input for amplifier C2
31	GND	Circuit 4B	Ground pin for amplifier A2
32	IN1A2	Circuit 1	Channel 1 input for amplifier A2
33	IN1B2	Circuit 1	Channel 1 input for amplifier B2
34	IN1C2	Circuit 1	Channel 1 input for amplifier C2
35	GND	Circuit 4B	Ground pin for amplifier B2
36	IN2A2	Circuit 1	Channel 2 input for amplifier A2
37	IN1B1	Circuit 1	Channel 1 input for amplifier B1
38	IN1C1	Circuit 1	Channel 1 input for amplifier C1
39	GND	Circuit 4A	Ground pin for amplifier B1
40	IN2A1	Circuit 1	Channel 2 input for amplifier A1
41	IN2B1	Circuit 1	Channel 2 input for amplifier B1

2000		(continuou)	
ISL59482 (48 LD QFN)		EQUIVALENT CIRCUIT	DESCRIPTION
42	IN2C1	Circuit 1	Channel 2 input for amplifier C1
43	GND	Circuit 4A	Ground pin for amplifier C1
44	IN3A1	Circuit 1	Channel 3 input for amplifier A1
45	IN3B1	Circuit 1	Channel 3 input for amplifier B1
46	IN3C1	Circuit 1	Channel 3 input for amplifier C1

#### **Pin Description** (Continued)

# Pin Equivalent Circuits



# AC Test Circuits




FIGURE 27A. TEST CIRCUIT WITH OPTIMAL OUTPUT LOAD




FIGURE 27B. TEST CIRCUIT FOR MEASURING WITH 50  $\Omega$  OR 75  $\Omega$  INPUT TERMINATED EQUIPMENT

## AC Test Circuits (Continued)




FIGURE 27C. BACKLOADED TEST CIRCUIT FOR VIDEO CABLE APPLICATION. BANDWIDTH AND LINEARITY FOR RL LESS THAN 500  $\Omega$  WILL BE DEGRADED.

#### FIGURE 27. TEST CIRCUITS

Figure 27A illustrates the optimum output load for testing AC performance. Figure 27B illustrates the optimum output load when connecting to  $50\Omega$  input terminated equipment.

# Application Information

#### General

The ISL59482 is ideal as the matrix element of high performance switchers and routers. Key features include internal fixed gain of 2, high impedance buffered analog inputs and excellent AC performance at output loads down to  $150\Omega$  for video cable-driving. The current feedback output amplifiers are stable operating into capacitive loads.

#### **Ground Connections**

For the best isolation and crosstalk rejection, all GND pins must connect to the GND plane.

#### **Power-up Considerations**

The ESD protection circuits use internal diodes from all pins the V+ and V- supplies. In addition, a dV/dT- triggered clamp is connected between the V+ and V- pins, as shown in the Equivalent Circuits 1 through 4 section of the Pin Description table. The dV/dT triggered clamp imposes a maximum supply turn-on slew rate of  $1V/\mu$ s. Damaging currents can flow for power supply rates-of-rise in excess of  $1V/\mu$ s, such as during hot plugging. Under these conditions, additional methods should be employed to ensure the rate of rise is not exceeded.

Consideration must be given to the order in which power is applied to the V+ and V- pins, as well as analog and logic input pins. Schottky diodes (Motorola MBR0550T or equivalent) connected from V+ to ground and V- to ground (Figure 28) will shunt damaging currents away from the internal V+ and V- ESD diodes in the event that the V+ supply is applied to the device before the V- supply. One Schottky can be used to protect both V+ power supply pins, and a second for the protection of both V- pins.

If positive voltages are applied to the logic or analog video input pins before V+ is applied, current will flow through the internal ESD diodes to the V+ pin. The presence of large decoupling capacitors and the loading effect of other circuits connected to V+, can result in damaging currents through the ESD diodes and other active circuits within the device. Therefore, adequate current limiting on the digital and analog inputs is needed to prevent damage during the time the voltages on these inputs are more positive than V+.

## HIZ State

Each internal 4:1 triple MUX-amp has a three-state output control pin (HIZ1 and HIZ2). Each has a an internal pull-down resistor to set the output to the enabled state with no connection to the HIZ pin. The HIZ state is established within approximately 20ns by placing a logic high (>2V) on the HIZ pin. If the HIZ state is selected, the output is a high impedance 1.4M $\Omega$  with approximately 1.5pF in parallel with a 10 $\mu$ A bias current from the output. When more than one MUX shares a common output, the high impedance state loading effect is minimized over the maximum output voltage swing and maintains its high Z even in the presence of high slew rates. The supply current during this state is the same as the active state.

## EN and Power-down States

The EN pin is active low. An internal pull-down resistor ensures the device will be active with no connection to the EN pin. The Power-down state is established within approximately 80ns, if a logic high (>2V) is placed on the EN pin. In the Power-down state, supply current is reduced significantly by shutting the three amplifiers off. The output presents a high impedance to the output pin, however, there is a risk that the disabled amplifier output can be back-driven at signal voltage levels exceeding  $2V_{P-P}$ . Under this condition, large incoming slew rates can cause fault currents of tens of mA. Therefore, the parallel connection of multiple outputs is not recommended unless the application can tolerate the limited power-down output impedance.

## Limiting the Output Current

No output short circuit current limit exists on these parts. All applications need to limit the output current to less than 50mA. Adequate thermal heat sinking of the parts is also required.




FIGURE 28. SCHOTTKY PROTECTION CIRCUIT

# PC Board Layout

The AC performance of this circuit depends greatly on the care taken in designing the PC board. The following are recommendations to achieve optimum high frequency performance from your PC board.

- The use of low inductance components such as chip resistors and chip capacitors is strongly recommended.
- Minimize signal trace lengths. Trace inductance and capacitance can easily limit circuit performance. Avoid sharp corners, use rounded corners when possible. Vias in the signal lines add inductance at high frequency and should be avoided. PCB traces greater than 1" begin to exhibit transmission line characteristics with signal rise/fall times of 1ns or less. High frequency performance may be degraded for traces greater than one inch, unless strip line are used.
- Match channel-channel analog I/O trace lengths and layout symmetry. This will minimize propagation delay mismatches.
- Maximize use of AC de-coupled PCB layers. All signal I/O lines should be routed over continuous ground planes (i.e. no split planes or PCB gaps under these lines). Avoid vias in the signal I/O lines.
- Use proper value and location of termination resistors. Termination resistors should be as close to the device as possible.
- When testing use good quality connectors and cables, matching cable types and keeping cable lengths to a minimum.
- Minimum of 2 power supply decoupling capacitors are recommended (1000pF, 0.01µF) as close to the devices as possible. Avoid vias between the cap and the device because vias add unwanted inductance. Larger caps can be farther away. When vias are required in a layout, they should be routed as far away from the device as possible.
- The NIC pins are placed on both sides of the input pins. These pins are not internally connected to the die. It is recommended these pins be tied to ground to minimize crosstalk.

# The QFN Package Requires Additional PCB Layout Rules for the Thermal Pad

The thermal pad is electrically connected to V- supply through the high resistance IC substrate. Its primary function is to provide heat sinking for the IC. However, because of the connection to the V1- and V2- supply pins through the substrate, the thermal pad must be tied to the V- supply to prevent unwanted current flow to the thermal pad. Do **not** tie this pin to GND as this could result in large back biased currents flowing between GND and the V- pins. Maximum AC performance is achieved if the thermal pad is attached to a dedicated decoupled layer in a multi-layered PC board. In cases where a dedicated layer is not possible, AC performance may be reduced at upper frequencies.

12

The thermal pad requirements are proportional to power dissipation and ambient temperature. A dedicated layer eliminates the need for individual thermal pad area. When a dedicated layer is not possible, an isolated thermal pad on another layer should be used. Pad area requirements should be evaluated on a case by case basis.

#### **MUX Application Circuits**

Each of the two 4:1 triple MUX amplifiers have their own binary-coded, TTL compatible channel select logic inputs (S0-1, 2, and S1-1, 2). All three amplifiers are switched simultaneously from their respective inputs with S0-1 S1-1 controlling MUX-amp1, and S0-2, S1-2 controlling MUX-amp2.


The HIZ control inputs (HIZ1, HIZ2) and device enable control inputs (EN1 and EN2) control MUX-amp1 and MUX-amp2 in a similar fashion. The individual control for each 4:1 triple MUX enables external connections to configure the device for different MUX applications.

## 8:1 RGB Video MUX

For a triple input RGB 8:1 MUX (Figure 4), the RGB amplifier outputs of MUX-amp1 are parallel-connected to the RGB amplifier outputs of MUX-amp2 to produce the single RGB video output. Input channels CH0 to CH3 are assigned to MUX-amp1, and channels CH4 through CH7 are assigned to MUX-amp2. Channels CH0 through CH3 are selected by setting HIZ1 low, HIZ2 high (enables MUX-amp1 and threestates MUX-amp2) and the appropriate channel select logic to S0-1, S1-1. Reversing the logic inputs of HIZ1, HIZ2 switches from MUX-amp1 to MUX-amp2 enabling the selection of channels CH4 through CH7. The channel select inputs are parallel connected (S0-1 to S0-2) and (S1-1 to S1-2) to form two logic controls S0, S1. A single S2 control is split into complimentary logic inputs for HIZ1 and HIZ2 to produce a chip select function for the MSB. The logic control truth table is shown in Figure 29.

## 4:1 RGB Differential Video MUX


Connecting the channel select pins in parallel (S0-1 to S0-2 and S1-1 to S1-2) converts the 8 individual RGB video inputs into 4 differential RGB input pairs. The amplifier RGB outputs are similarly paired resulting in a fully differential 4:1 RGB MUX amp shown in Figure 5. Connecting HIZ1 and HIZ2 to +5V disables the 4:1 differential MUX, and enables the connection of additional differential-connected MUX amplifiers to the same outputs, thus allowing input expansion to 8:1 or more.



#### CHANNEL SELECT TRUTH TABLE 8:1 VIDEO MUX

S2	S1	S0	OUTA, B, C
0	0	0	CH0A, B, C
0	0	1	CH1A, B, C
0	1	0	CH2A, B, C
0	1	1	CH3A, B, C
1	0	0	CH4A, B, C
1	0	1	CH5A, B, C
1	1	0	CH6A, B, C
1	1	1	CH7A, B, C

#### FIGURE 29. APPLICATION CIRCUIT FOR 8:1 RGB VIDEO MUX



#### CHANNEL SELECT TRUTH TABLE 4:1 DIFFERENTIAL VIDEO MUX

S1	S0	OUTA, B, C
0	0	CH0A, B, C
0	1	CH1A, B, C
1	0	CH2A, B, C
1	1	CH3A, B, C

#### FIGURE 30. APPLICATION CIRCUIT FOR 4:1 RGB DIFFERENTIAL VIDEO MUX

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com



# **Package Outline Drawing**

#### L48.7x7B

48 LEAD QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 12/06



NOTES:

 Dimensions are in millimeters. Dimensions in ( ) for Reference Only.

- 2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
- 3. Unless otherwise specified, tolerance : Decimal ± 0.05
- 4. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5. Tiebar shown (if present) is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 indentifier may be either a mold or mark feature.