Everywhere you imagine.

RENESAS

16

Hardware Manual

H8S/2164 Group
Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer
H8S Family / H8S/2400 Series

H8S/2164   R4F2164

Rev.1.00
Revision Date: Mar. 17, 2008

Renesas Technology
www.renesas.com

Notes regarding these materials

RENESAS

General Precautions on Handling of Product

1. Treatment of NC Pins

Note: Do not connect anything to the NC pins.

The NC (not connected) pins are either not connected to any of the internal circuitry or are used as test pins or to reduce noise. If something is connected to the NC pins, the operation of the LSI is not guaranteed.

2. Treatment of Unused Input Pins

Note: Fix all unused input pins to high or low level.

Generally, the input pins of CMOS products are high-impedance input pins. If unused pins are in their open states, intermediate levels are induced by noise in the vicinity, a pass-through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers may have been be allocated to these addresses. Do not access these registers; the system's operation is not guaranteed if they are accessed.

RENESAS

Configuration of This Manual

This manual comprises the following items:

1. General Precautions on Handling of Product
2. Configuration of This Manual
3. Preface
4. Contents
5. Overview
6. Description of Functional Modules
    *   CPU and System-Control Modules
    *   On-Chip Peripheral Modules

    The configuration of the functional description of each module differs according to the module. However, the generic style includes the following items:

    i)   Feature
    ii) Input/Output Pin
    iii) Register Description
    iv) Operation
    v)   Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, as the final part of each section.

7. List of Registers
8. Electrical Characteristics
9. Appendix
10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in this manual.

11. Index

RENESAS

Preface

The H8S/2164 Group products are single-chip microcomputers made up of the high-speed H8S/2600 CPU employing Renesas Technology original architecture as its core, and the peripheral functions required to configure a system. The H8S/2600 CPU has an instruction set that is compatible with the H8/300 and H8/300H CPUs.

Target Users: This manual was written for users who will be using the H8S/2164 Group in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logical circuits, and microcomputers.

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8S/2164 Group to the target users.
Refer to the H8S/2600 Series, H8S/2000 Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip
  Read the manual according to the contents. This manual can be roughly categorized into parts on the CPU, system control functions, peripheral functions and electrical characteristics.
- In order to understand the details of the CPU's functions
  Read the H8S/2600 Series, H8S/2000 Series Software Manual.
- In order to understand the details of a register when its name is known
  Read the index that is the final part of the manual to find the page number of the entry on the register. The addresses, bits, and initial values of the registers are summarized in section 25, List of Registers.

Examples: Register name: The following notation is used for cases when the same or a similar function, e.g. 16-bit timer pulse unit or serial communication, is implemented on more than one channel: XXX_N (XXX is the register name and N is the channel number)

Bit order: The MSB is on the left and the LSB is on the right.

Related Manuals: The latest versions of all related manuals are available from our web site. Please ensure you have the latest versions of all documents you require.
http://www.renesas.com/

RENESAS

H8S/2164 Group manuals:

Document Title	Document No.
H8S/2164 Group Hardware Manual	This manual
H8S/2600 Series, H8S/2000 Series Software Manual	REJ09B0139

User's manuals for development tools:

Document Title	Document No.
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B0058
Microcomputer Development Environment System H8S, H8/300 Series Simulator/Debugger User's Manual	ADE-702-282
H8S, H8/300 Series High-performance Embedded Workshop 3 Tutorial	REJ10B0024
H8S, H8/300 Series High-performance Embedded Workshop 3 User's Manual	REJ10B0026

All trademarks and registered trademarks are the property of their respective owners.

RENESAS

Contents

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

Figures

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

Appendix

RENESAS

Tables

RENESAS

RENESAS

RENESAS

RENESAS

RENESAS

Section 26 Electrical Characteristics

Appendix

RENESAS

Section 1   Overview

1.1　Overview

- High-speed H8S/2600 central processing unit with an internal 16-bit architecture
  Upward-compatible with H8/300 and H8/300H CPUs on an object level
  Sixteen 16-bit general registers
  69 basic instructions
  Multiplication and accumulation instructions
- Various peripheral functions
  Data transfer controller (DTC)
  14-bit PWM timer (PWMX)
  16-bit free-running timer (FRT)
  8-bit timer (TMR)
  Watchdog timer (WDT)
  Asynchronous or synchronous serial communication interface (SCI)
  CRC operation circuit (CRC)
  Serial communication interface with FIFO (SCIF)
  I^2C bus interface (IIC)
  LPC interface (LPC)
  10-bit A/D converter
  Boundary scan (JTAG)
  Clock pulse generator
- On-chip memory

ROM Type	Model	ROM	RAM	Remarks
Flash memory Version	R4F2164	512 Kbytes	40 Kbytes	

- Reprograming count: 1000 times (Typ.)
- General I/O ports
  I/O pins: 107
  Input-only pins: 9
- Supports various power-down states
- Compact package

Package (code)	Body Size	Pin Pitch
PTQP0144LC-A	16.0 × 16.0 mm	0.4 mm

1.2   Block Diagram

Figure 1.1   Internal Block Diagram

1.3 Pin Description

1.3.1 Pin Assignment

Figure 1.2 Pin Assignment

1.3.2   Pin Assignment in Each Operating Mode

Table 1.1   Pin Assignment in Each Operating Mode

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
1	VCC	VCC	VCC
2	P45/$\overline{\text{IRQ5}}$/RS5/HC5	P45/$\overline{\text{IRQ5}}$/RS5/HC5	NC
3	P46/$\overline{\text{IRQ6}}$/RS6/HC6	P46/$\overline{\text{IRQ6}}$/RS6/HC6	NC
4	P47/$\overline{\text{IRQ7}}$/RS7/HC7	P47/$\overline{\text{IRQ7}}$/RS7/HC7	NC
5	P56/$\overline{\text{IRQ14}}$/PWX0	P56/$\overline{\text{IRQ14}}$/PWX0	NC
6	P57/$\overline{\text{IRQ15}}$/PWX1	P57/$\overline{\text{IRQ15}}$/PWX1	NC
7	VSS	VSS	VSS
8	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$
9	MD1	MD1	VSS
10	MD0	MD0	VSS
11	NMI	NMI	FA9
12	$\overline{\text{STBY}}$	$\overline{\text{STBY}}$	VCC
13	VCL	VCL	VCL
14	$\overline{\text{MD2}}$	$\overline{\text{MD2}}$	VCC
15	P51/$\overline{\text{IRQ9}}$/RxDF	P51/$\overline{\text{IRQ9}}$/RxDF	FA17
16	P50/$\overline{\text{IRQ8}}$/TxDF	P50/$\overline{\text{IRQ8}}$/TxDF	NC
17	P97/$\overline{\text{CS256}}$/$\overline{\text{WAIT}}$	P97	VCC
18	P96/EXCL/phi	P96	NC
19	$\overline{\text{AS}}$/$\overline{\text{IOS}}$	P95	FA16
20	P94/$\overline{\text{HWR}}$/$\overline{\text{WR}}$	P94	FA15
21	P93/$\overline{\text{RD}}$	P93	$\overline{\text{WE}}$
22	P92/$\overline{\text{HBE}}$	P92	VSS
23	P91/$\overline{\text{AH}}$	P91	VCC
24	P90/$\overline{\text{LWR}}$/$\overline{\text{LBE}}$	P90	VCC
25	PC7/PWX3	PC7/PWX3	NC
26	PC6/PWX2	PC6/PWX2	NC

RENESAS

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
27	PC5/SDA4	PC5/SDA4	NC
28	PC4/SCL4	PC4/SCL4	NC
29	PC3/SDA3	PC3/SDA3	NC
30	PC2/SCL3	PC2/SCL3	NC
31	PC1/SDA2	PC1/SDA2	NC
32	PC0/SCL2	PC0/SCL2	NC
33	PA7/EVENT7/A23	PA7/EVENT7	NC
34	PA6/EVENT6/A22	PA6/EVENT6	NC
35	PA5/EVENT5/A21	PA5/EVENT5	NC
36	VCC	VCC	VCC
37	PA4/EVENT4/A20	PA4/EVENT4	NC
38	PA3/EVENT3/A19	PA3/EVENT3	NC
39	PA2/EVENT2/A18	PA2/EVENT2	NC
40	PA1/EVENT1/A17	PA1/EVENT1	NC
41	PA0/EVENT0/A16	PA0/EVENT0	NC
42	VSS	VSS	VSS
43	P87/$\overline{\text{ExIRQ15}}$/$\overline{\text{ADTRG}}$	P87/$\overline{\text{ExIRQ15}}$/$\overline{\text{ADTRG}}$	NC
44	P86/$\overline{\text{ExIRQ14}}$	P86/$\overline{\text{ExIRQ14}}$	NC
45	P85/$\overline{\text{ExIRQ13}}$/SCK1	P85/$\overline{\text{ExIRQ13}}$/SCK1	NC
46	P84/$\overline{\text{ExIRQ12}}$/SCK3	P84/$\overline{\text{ExIRQ12}}$/SCK3	NC
47	P83/$\overline{\text{ExIRQ11}}$/SDA1	P83/$\overline{\text{ExIRQ11}}$/SDA1	NC
48	P82/$\overline{\text{ExIRQ10}}$/SCL1	P82/$\overline{\text{ExIRQ10}}$/SCL1	NC
49	P81/$\overline{\text{ExIRQ9}}$/SDA0	P81/$\overline{\text{ExIRQ9}}$/SDA0	NC
50	P80/$\overline{\text{ExIRQ8}}$/SCL0	P80/$\overline{\text{ExIRQ8}}$/SCL0	NC
51	PE7/SERIRQ	PE7/SERIRQ	NC
52	PE6/LCLK	PE6/LCLK	NC
53	PE5/$\overline{\text{LRESET}}$	PE5/$\overline{\text{LRESET}}$	NC
54	PE4/$\overline{\text{LFRAME}}$	PE4/$\overline{\text{LFRAME}}$	NC
55	PE3/LAD3	PE3/LAD3	NC

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
56	PE2/LAD2	PE2/LAD2	NC
57	PE1/LAD1	PE1/LAD1	NC
58	PE0/LAD0	PE0/LAD0	NC
59	PD7/SDA5	PD7/SDA5	NC
60	PD6/SCL5	PD6/SCL5	NC
61	PD5/$\overline{\text{LPCPD}}$	PD5/$\overline{\text{LPCPD}}$	NC
62	PD4/$\overline{\text{CLKRUN}}$	PD4/$\overline{\text{CLKRUN}}$	NC
63	PD3/GA20	PD3/GA20	NC
64	PD2/$\overline{\text{PME}}$	PD2/$\overline{\text{PME}}$	NC
65	PD1/$\overline{\text{LSMI}}$	PD1/$\overline{\text{LSMI}}$	NC
66	PD0/LSCI	PD0/LSCI	NC
67	AVSS	AVSS	VSS
68	P70/$\overline{\text{ExIRQ0}}$/AN0	P70/$\overline{\text{ExIRQ0}}$/AN0	NC
69	P71/$\overline{\text{ExIRQ1}}$/AN1	P71/$\overline{\text{ExIRQ1}}$/AN1	NC
70	P72/$\overline{\text{ExIRQ2}}$/AN2	P72/$\overline{\text{ExIRQ2}}$/AN2	NC
71	P73/$\overline{\text{ExIRQ3}}$/AN3	P73/$\overline{\text{ExIRQ3}}$/AN3	NC
72	P74/$\overline{\text{ExIRQ4}}$/AN4	P74/$\overline{\text{ExIRQ4}}$/AN4	NC
73	P75/$\overline{\text{ExIRQ5}}$/AN5	P75/$\overline{\text{ExIRQ5}}$/AN5	NC
74	P76/$\overline{\text{ExIRQ6}}$/AN6	P76/$\overline{\text{ExIRQ6}}$/AN6	NC
75	P77/$\overline{\text{ExIRQ7}}$/AN7	P77/$\overline{\text{ExIRQ7}}$/AN7	NC
76	AVCC	AVCC	VCC
77	AVref	AVref	VCC
78	P60/DB8/D0	P60/DB8	NC
79	P61/DB9/D1	P61/DB9	NC
80	P62/DB10/D2	P62/DB10	NC
81	P63/DB11/D3	P63/DB11	NC
82	P64/DB12/$\overline{\text{CTS}}$/D4	P64/DB12/$\overline{\text{CTS}}$	NC
83	P65/DB13/$\overline{\text{RTS}}$/D5	P65/DB13/$\overline{\text{RTS}}$	NC
84	P66/DB14/D6	P66/DB14	NC

RENESAS

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
85	P67/DB15/D7	P67/DB15	VSS
86	VCC	VCC	VCC
87	ETMS	ETMS	NC
88	ETDO	ETDO	NC
89	ETDI	ETDI	NC
90	ETCK	ETCK	NC
91	$\overline{\text{ETRST}}$	$\overline{\text{ETRST}}$	$\overline{\text{RES}}$
92	PF2/RS10	PF2/RS10	NC
93	PF1/RS9	PF1/RS9	NC
94	PF0/RS8	PF0/RS8	NC
95	VSS	VSS	VSS
96	P27/A15/AD15	P27	$\overline{\text{CE}}$
97	P26/A14/AD14	P26	FA14
98	P25/A13/AD13	P25	FA13
99	P24/A12/AD12	P24	FA12
100	P23/A11/AD11	P23	FA11
101	P22/A10/AD10	P22	FA10
102	P21/A9/AD9	P21	$\overline{\text{OE}}$
103	P20/A8/AD8	P20	FA8
104	P17/A7/AD7	P17	FA7
105	P16/A6/AD6	P16	FA6
106	P15/A5/AD5	P15	FA5
107	P14/A4/AD4	P14	FA4
108	P13/A3/AD3	P13	FA3
109	P12/A2/AD2	P12	FA2
110	P11/A1/AD1	P11	FA1
111	VSS	VSS	VSS
112	P10/A0/AD0	P10	FA0
113	PB7/EVENT15	PB7/EVENT15	NC

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
114	PB6/EVENT14	PB6/EVENT14	NC
115	PB5/EVENT13	PB5/EVENT13	NC
116	PB4/EVENT12	PB4/EVENT12	NC
117	PB3/EVENT11	PB3/EVENT11	NC
118	PB2/EVENT10	PB2/EVENT10	NC
119	PB1/EVENT9	PB1/EVENT9	NC
120	PB0/EVENT8	PB0/EVENT8	NC
121	P30/D8	P30	FO0
122	P31/D9	P31	FO1
123	P32/D10	P32	FO2
124	P33/D11	P33	FO3
125	P34/D12	P34	FO4
126	P35/D13	P35	FO5
127	P36/D14	P36	FO6
128	P37/D15	P37	FO7
129	P40/$\overline{\text{IRQ0}}$/RS0/HC0	P40/$\overline{\text{IRQ0}}$/RS0/HC0	NC
130	P41/$\overline{\text{IRQ1}}$/RS1/HC1	P41/$\overline{\text{IRQ1}}$/RS1/HC1	NC
131	P42/$\overline{\text{IRQ2}}$/RS2/HC2	P42/$\overline{\text{IRQ2}}$/RS2/HC2	NC
132	P43/$\overline{\text{IRQ3}}$/RS3/HC3	P43/$\overline{\text{IRQ3}}$/RS3/HC3	NC
133	P52/$\overline{\text{IRQ10}}$/TxD1	P52/$\overline{\text{IRQ10}}$/TxD1	FA18
134	P53/$\overline{\text{IRQ11}}$/RxD1	P53/$\overline{\text{IRQ11}}$/RxD1	FA19
135	FWE	FWE	FWE
136	P54/$\overline{\text{IRQ12}}$/TxD3	P54/$\overline{\text{IRQ12}}$/TxD3	NC
137	P55/$\overline{\text{IRQ13}}$/RxD3	P55/$\overline{\text{IRQ13}}$/RxD3	NC
138	P44/$\overline{\text{IRQ4}}$/RS4/HC4	P44/$\overline{\text{IRQ4}}$/RS4/HC4	NC
139	VSS	VSS	VSS
140	NC	NC	NC
141	PF3/RS11	PF3/RS11	NC
142	$\overline{\text{RESO}}$	$\overline{\text{RESO}}$	NC

RENESAS

Pin No.   Pin Name

TQFP-144	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Flash Memory Programmer Mode
143	XTAL	XTAL	XTAL
144	EXTAL	EXTAL	EXTAL

1.3.3   Pin Functions

Table 1.2   Pin Functions

Type	Symbol	Pin No.	I/O	Name and Function
Power supply	VCC	1, 36, 86	Input	Power supply pins. Connect all these pins to the system power supply. Connect the bypass capacitor between VCC and VSS (near VCC).
	VCL	13	Input	External capacitance pin for internal step-down power. Connect this pin to Vss through an external capacitor (that is located near this pin) to stabilize internal step-down power.
	VSS	7, 42, 95, 111, 139	Input	Ground pins. Connect all these pins to the system power supply (0V).
Clock	XTAL	143	Input	For connection to a crystal resonator. An external clock can be supplied from the EXTAL pin. For an example of crystal resonator connection, see section 23, Clock Pulse Generator.
	EXTAL	144	Input	
	ϕ	18	Output	Supplies the system clock to external devices.
	EXCL	18	Input	32.768-kHz external clock for sub clock should be supplied.
Operating mode control	$\overline{\text{MD2}}$ MD1 MD0	14 9 10	Input	These pins set the operating mode. Inputs at these pins should not be changed during operation.
System control	$\overline{\text{RES}}$	8	Input	Reset pin. When this pin is low, the chip is reset.
	$\overline{\text{RESO}}$	142	Output	Outputs a reset signal to an external device.
	$\overline{\text{STBY}}$	12	Input	When this pin is low, a transition is made to hardware standby mode.
	FWE	135	Input	Pin for use by flash memory.

RENESAS

Type	Symbol	Pin No.	I/O	Name and Function
Address bus	A23 to A16	33 to 35, 37 to 41	Output	Address output pins
	A15 to A0	96 to 110, 112		
Data bus	D15 to D8	128 to 121	Input/ Output	Upper 8 bits of bidirectional bus
	D7 to D0	85 to 78		Lower 8 bits of bidirectional bus
Address-data multiplex bus	AD15 to AD8	96 to 103	Input/ Output	8 bit bus or upper 8 bits of 16-bit bus
	AD7 to AD0	104 to 110, 112		Lower 8 bits of 16-bit bus
Interrupts	NMI	11	Input	Nonmaskable interrupt request input pin
	$\overline{\text{IRQ15}}$, $\overline{\text{IRQ14}}$, $\overline{\text{IRQ13}}$, $\overline{\text{IRQ12}}$, $\overline{\text{IRQ11}}$, $\overline{\text{IRQ10}}$, $\overline{\text{IRQ9}}$, $\overline{\text{IRQ8}}$, $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ5}}$, $\overline{\text{IRQ4}}$, $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$	6, 5, 137, 136, 134, 133, 15, 16 4 to 2 138 132 to 129	Input	These pins are used to request maskable interrupts. Either $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ can be selected as the IRQn interrupt signal input pin.
	$\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ12}}$, $\overline{\text{ExIRQ11}}$ to $\overline{\text{ExIRQ8}}$, $\overline{\text{ExIRQ7}}$ to $\overline{\text{ExIRQ5}}$, $\overline{\text{ExIRQ4}}$ to $\overline{\text{ExIRQ0}}$	43 to 50, 75 to 68, 6, 5		

RENESAS

Type	Symbol	Pin No.	I/O	Name and Function
Bus control	$\overline{\text{WAIT}}$	17	Input	Requests wait state insertion to bus cycles when an external tri-state address space is accessed.
	$\overline{\text{RD}}$	21	Output	Low level on this pin indicates that the MCU is reading from an external address space.
	$\overline{\text{HWR}}$	20	Output	Low level on this pin indicates that the MCU is writing to an external address space. The upper byte of the data bus is valid.
	$\overline{\text{LWR}}$	24	Output	Low level on this pin indicates that the MCU is writing to an external address space. The lower byte of the data bus is valid.
	$\overline{\text{AS}}/\overline{\text{IOS}}$	19	Output	Low level on this pin indicates that the address output on the address bus is valid.
	$\overline{\text{CS256}}$	17	Output	Indicates access to the 256-Kbyte area of H'F80000 to H'FBFFFF.
	$\overline{\text{WR}}$	20	Output	Low level on this pin indicates that the MCU is writing to an external address space.
	$\overline{\text{HBE}}$	22	Output	Low level on this pin indicates that the MCU is accessing an external address space. The upper byte of the data bus is valid.
	$\overline{\text{LBE}}$	24	Output	Low level on this pin indicates that the MCU is accessing an external address space. The lower byte of the data bus is valid.
	$\overline{\text{AH}}$	23	Output	Address latch signal for the address-data multiplex bus
Boundary scan	$\overline{\text{ETRST}}$	91	Input	Boundary scan interface pins
	ETMS	87	Input	
	ETDO	88	Output	
	ETDI	89	Input	
	ETCK	90	Input	

RENESAS

Type	Symbol	Pin No.	I/O	Name and Function
14-bit PWM timer (PWMX)	PWX0 to PWX3	5, 6, 26, 25	Output	PWM D/A pulse output pins
Serial communi-cation Interface (SCI_1 and SCI_3)	TxD1, TxD3	133, 136	Output	Transmit data output pins
	RxD1, RxD3	134, 137	Input	Receive data input pins
	SCK1, SCK3	45, 46	Input/ Output	Clock input/output pins.
Serial communi-cation Interface with FIFO (SCIF)	TxDF	16	Output	Transmit data output pin
	RxDF	15	Input	Receive data input pin
	$\overline{\text{CTS}}$	82	Input	Transmit grant input pin
	$\overline{\text{RTS}}$	83	Output	Transmit request output pin
I^{2}C bus interface (IIC)	SCL0, SCL1, SCL2, SCL3, SCL4, SCL5	50, 48 32, 30 28, 60	Input/ Output	IIC clock input/output pins. These pins can drive a bus directly with the NMOS open drain output.
	SDA0, SDA1, SDA2, SDA3, SDA4, SDA5	49, 47 31, 29 27, 59	Input/ Output	IIC data input/output pins. These pins can drive a bus directly with the NMOS open drain output.
A/D converter	AN7 to AN0	75 to 68	Input	Analog input pins
	AVCC	76	Input	Analog power supply pins. When the A/D converter is not used, these pins should be connected to the system power supply (+3.3 V).
	AVref	77	Input	Analog reference voltage input pin. When the A/D converter is not used, this pin should be connected to the system power supply (+3.3 V).
	AVSS	67	Input	Analog ground pin. This pin should be connected to the system power supply (0 V).
	$\overline{\text{ADTRG}}$	43	Input	External trigger input pin to start A/D conversion

RENESAS

Type	Symbol	Pin No.	I/O	Name and Function
LPC Interface (LPC)	LAD3 to LAD0	55 to 58	Input/Output	Transfer cycle type/address/data I/O pins
	$\overline{\text{LFRAME}}$	54	Input	Input pin indicating transfer cycle start and forced termination
	$\overline{\text{LRESET}}$	53	Input	LPC reset pin. When this pin is low, a reset state is entered.
	LCLK	52	Input	PCI clock input pin
	SERIRQ	51	Input/Output	LPC serialized host interrupt request signal
	LSCI, $\overline{\text{LSMI}}$, $\overline{\text{PME}}$	66, 65, 64	Input/Output	LPC auxiliary output. Their functions are general I/O port.
	GA20	63	Input/Output	GATE A20 control signal output pin; also used as the input pin for monitoring the output state.
	$\overline{\text{CLKRUN}}$	62	Input/Output	Input/output pin used to request starting the LCLK operation while LCLK is stopped.
	$\overline{\text{LPCPD}}$	61	Input	Input pin used to control shutdown of the LCP module
Event Counter	EVENT15 to EVENT8, EVENT7 to EVENT5, EVENT4 to EVENT0	113 to 120, 33 to 35, 37 to 41	Input	Event counter input pins
Retain state output pins	RS11, RS10 to RS8, RS7 to RS5, RS4, RS3 to RS0	141, 92 to 94, 4 to 2, 138, 132 to 129	Output	The outputs on these pins are only initialized by a system reset.
Debounced input pins	DB15 to DB8	85 to 78	Input	Pins with noise eliminating functions.
Large current output pins	HC7 to HC5, HC4, HC3 to HC0	4 to 2, 138, 132 to 129	Output	These pins can be used to drive LEDs or for other purposes where large currents are required.

RENESAS

Type	Symbol	Pin No.	I/O	Name and Function
I/O ports	P17 to P11 P10	104 to 110, 112	Input/ Output	8-bit input/output pins
	P27 to P20	96 to 103	Input/ Output	8-bit input/output pins
	P37 to P30	128 to 121	Input/ Output	8-bit input/output pins
	P47 to P45 P44 P43 to P40	4 to 2, 138, 132 to 129	Input/ Output	8-bit input/output pins
	P57, P56 P55, P54 P53, P52 P51, P50	6, 5, 137, 136, 134, 133, 15, 16	Input/ Output	8-bit input/output pins
	P67 to P60	85 to 78	Input/ Output	8-bit input/output pins
	P77 to P70	75 to 68	Input	8-bit input pins
	P87 to P80	43 to 50	Input/ Output	8-bit input/output pins
	P97 to P90	17 to 24	Input/ Output	8-bit input/output pins
	PA7 to PA5, PA4 to PA0	33 to 35 37 to 41	Input/ Output	8-bit input/output pins
	PB7 to PB0	113 to 120	Input/ Output	8-bit input/output pins
	PC7 to PC0	25 to 32	Input/ Output	8-bit input/output pins
	PD7 to PD0	59 to 66	Input/ Output	8-bit input/output pins
	PE7 to PE0	51 to 58	Input/ Output	8-bit input/output pins
	PF3, PF2 to PF0	141, 92 to 94	Input/ Output	4-bit input/output pins

Section 2   CPU

The H8S/2600 CPU is a high-speed central processing unit with an internal 32-bit architecture that is upward-compatible with the H8/300 and H8/300H CPUs. The H8S/2600 CPU has sixteen 16-bit general registers, can address a 16-Mbyte linear address space, and is ideal for realtime control. This section describes the H8S/2600 CPU. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.

2.1   Features

- Upward-compatible with H8/300 and H8/300H CPUs
  - — Can execute H8/300 and H8/300H CPUs object programs
- General-register architecture
  - — Sixteen 16-bit general registers also usable as sixteen 8-bit registers or eight 32-bit registers
- Sixty-nine basic instructions
  - — 8/16/32-bit arithmetic and logic instructions
  - — Multiply and divide instructions
  - — Powerful bit-manipulation instructions
  - — Multiply-and-accumulate instruction
- Eight addressing modes
  - — Register direct [Rn]
  - — Register indirect [@ERn]
  - — Register indirect with displacement [@(d:16,ERn) or @(d:32,ERn)]
  - — Register indirect with post-increment or pre-decrement [@ERn+ or @–ERn]
  - — Absolute address [@aa:8, @aa:16, @aa:24, or @aa:32]
  - — Immediate [#xx:8, #xx:16, or #xx:32]
  - — Program-counter relative [@(d:8,PC) or @(d:16,PC)]
  - — Memory indirect [@@aa:8]
- 16-Mbyte address space
  - — Program: 16 Mbytes
  - — Data: 16 Mbytes
- High-speed operation
  - — All frequently-used instructions execute in one or two states
  - — 8/16/32-bit register-register add/subtract: 1 state
  - — 8×8-bit register-register multiply: 2 states

  — 16 ÷ 8-bit register-register divide: 12 states
  — 16 × 16-bit register-register multiply: 3 states
  — 32 ÷ 16-bit register-register divide: 20 states
- Two CPU operating modes
  — Normal mode*
  — Advanced mode
- Power-down state
  — Transition to power-down state by the SLEEP instruction
  — CPU clock speed selection

Note: *   Normal mode is not available in this LSI.

2.1.1   Differences between H8S/2600 CPU and H8S/2000 CPU

The differences between the H8S/2600 CPU and the H8S/2000 CPU are shown below.

- Register configuration
  The MAC register is supported by the H8S/2600 CPU only.
- Basic instructions
  The four instructions MAC, CLRMAC, LDMAC, and STMAC are supported by the H8S/2600 CPU only.
- The number of execution states of the MULXU and MULXS instructions;

Instruction	Mnemonic	Execution States	
		H8S/2600	H8S/2000
MULXU	MULXU.B Rs, Rd	2*	12
	MULXU.W Rs, ERd	2*	20
MULXS	MULXS.B Rs, Rd	3*	13
	MULXS.W Rs, ERd	3*	21
CLRMAC	CLRMAC	1*	Not supported
LDMAC	LDMAC ERs,MACH	1*	
	LDMAC ERs,MACL	1*	
STMAC	STMAC MACH,ERd	1*	
	STMAC MACl,ERd	1*	

Note: *   This becomes one state greater immediately after a MAC instruction.
        In addition, there are differences in address space, CCR and EXR register functions, and power-down modes, etc., depending on the model.

RENESAS

2.1.2   Differences from H8/300 CPU

In comparison to the H8/300 CPU, the H8S/2600 CPU has the following enhancements:

- More general registers and control registers
  - Eight 16-bit extended registers, and one 8-bit and two 32-bit control registers, have been added.
- Expanded address space
  - Normal mode supports the same 64-kbyte address space as the H8/300 CPU.
  - Advanced mode supports a maximum 16-Mbyte address space.
- Enhanced addressing
  - The addressing modes have been enhanced to make effective use of the 16-Mbyte address space.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - Signed multiply and divide instructions have been added.
  - A multiply-and-accumulate instruction has been added.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.

2.1.3   Differences from H8/300H CPU

In comparison to the H8/300H CPU, the H8S/2600 CPU has the following enhancements:

- More control registers
  - One 8-bit and two 32-bit control registers have been added.
- Enhanced instructions
  - Addressing modes of bit-manipulation instructions have been enhanced.
  - A multiply-and-accumulate instruction has been added.
  - Two-bit shift instructions have been added.
  - Instructions for saving and restoring multiple registers have been added.
  - A test and set instruction has been added.
- Higher speed
  - Basic instructions execute twice as fast.

2.2   CPU Operating Modes

The H8S/2600 CPU has two operating modes: normal and advanced. Normal mode supports a maximum 64-kbyte address space. Advanced mode supports a maximum 16-Mbyte total address space. The mode is selected by the mode pins.

2.2.1   Normal Mode

The exception vector table and stack have the same structure as in the H8/300 CPU.

- Address Space

  Linear access to a 64-kbyte maximum address space is provided.

- Extended Registers (En)

  The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers. When En is used as a 16-bit register it can contain any value, even when the corresponding general register (Rn) is used as an address register. If the general register is referenced in the register indirect addressing mode with pre-decrement (@–Rn) or post-increment (@Rn+) and a carry or borrow occurs, however, the value in the corresponding extended register (En) will be affected.

- Instruction Set

  All instructions and addressing modes can be used. Only the lower 16 bits of effective addresses (EA) are valid.

- Exception Vector Table and Memory Indirect Branch Addresses

  In normal mode the top area starting at H'0000 is allocated to the exception vector table. One branch address is stored per 16 bits. The exception vector table structure in normal mode is shown in figure 2.1. For details of the exception vector table, see section 4, Exception Handling.

  The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In normal mode the operand is a 16-bit word operand, providing a 16-bit branch address. Branch addresses can be stored in the area from H'0000 to H'00FF. Note that the first part of this range is also used for the exception vector table.

- Stack Structure

  When the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.2. EXR is not pushed onto the stack in interrupt control mode 0. For details, see section 4, Exception Handling.

Note: Normal mode is not available in this LSI.

RENESAS

Figure 2.1   Exception Vector Table (Normal Mode)

(a) Subroutine Branch   (b) Exception Handling

Notes: 1. When EXR is not used it is not stored on the stack.
       2. SP when EXR is not used.
       3. Ignored when returning.

Figure 2.2   Stack Structure in Normal Mode

2.2.2　　Advanced Mode

- Address Space

  Linear access to a 16-Mbyte maximum address space is provided.

- Extended Registers (En)

  The extended registers (E0 to E7) can be used as 16-bit registers, or as the upper 16-bit segments of 32-bit registers or address registers.

- Instruction Set

  All instructions and addressing modes can be used.

- Exception Vector Table and Memory Indirect Branch Addresses

  In advanced mode, the top area starting at H'00000000 is allocated to the exception vector table in units of 32 bits. In each 32 bits, the upper 8 bits are ignored and a branch address is stored in the lower 24 bits (figure 2.3). For details of the exception vector table, see section 4, Exception Handling.

Figure 2.3   Exception Vector Table (Advanced Mode)

The memory indirect addressing mode (@@aa:8) employed in the JMP and JSR instructions uses an 8-bit absolute address included in the instruction code to specify a memory operand that contains a branch address. In advanced mode the operand is a 32-bit longword operand, providing a 32-bit branch address. The upper 8 bits of these 32 bits is a reserved area that is regarded as H'00. Branch addresses can be stored in the area from H'00000000 to H'000000FF. Note that the first part of this range is also used for the exception vector table.

- Stack Structure

  In advanced mode, when the program counter (PC) is pushed onto the stack in a subroutine call, and the PC, condition-code register (CCR), and extended control register (EXR) are pushed onto the stack in exception handling, they are stored as shown in figure 2.4. When EXR is not pushed onto the stack in interrupt control mode 0. For details, see section 4, Exception Handling.

Notes: 1. When EXR is not used it is not stored on the stack.
2. SP when EXR is not used.
3. Ignored when returning.

Figure 2.4   Stack Structure in Advanced Mode

2.3   Address Space

Figure 2.5 shows a memory map for the H8S/2600 CPU. The H8S/2600 CPU provides linear access to a maximum 64-kbyte address space in normal mode, and a maximum 16-Mbyte (architecturally 4-Gbyte) address space in advanced mode. The usable modes and address spaces differ depending on the product. For details on each product, refer to section 3, MCU Operating Modes.

Figure 2.5   Memory Map

2.4   Registers

The H8S/2600 CPU has the internal registers shown in figure 2.6. There are two types of registers; general registers and control registers. The control registers are a 24-bit program counter (PC), an 8-bit extended control register (EXR), an 8-bit condition code register (CCR), and a 64-bit multiply-accumulate register (MAC).

General Registers (Rn) and Extended Registers (En)

	15	0	7	0	7	0
ER0		E0		R0H		R0L
ER1		E1		R1H		R1L
ER2		E2		R2H		R2L
ER3		E3		R3H		R3L
ER4		E4		R4H		R4L
ER5		E5		R5H		R5L
ER6		E6		R6H		R6L
ER7 (SP)		E7		R7H		R7L

Control Registers (CR)

```
      23                                          0
     +------------------------------------------+
     |                  PC                       |
     +------------------------------------------+

                       7 6 5 4 3 2 1 0
                      +-+-+-+-+-+-+-+-+
                EXR   |T|-|-|-|-|I2|I1|I0|
                      +-+-+-+-+-+-+-+-+

                       7 6 5 4 3 2 1 0
                      +-+-+-+-+-+-+-+-+
                CCR   |I|UI|H|U|N|Z|V|C|
                      +-+-+-+-+-+-+-+-+

       63                          41          32
      +----------------------------+------------+
      |      Sign extension        |   MACH     |
 MAC  +----------------------------+------------+
      |              MACL                       |
      +-----------------------------------------+
       31                                       0
```

[Legend]

SP:	Stack pointer	H:	Half-carry flag
PC:	Program counter	U:	User bit
EXR:	Extended control register	N:	Negative flag
T:	Trace bit	Z:	Zero flag
I2 to I0:	Interrupt mask bits	V:	Overflow flag
CCR:	Condition-code register	C:	Carry flag
I:	Interrupt mask bit	MAC:	Multiply-accumulate register
UI:	User bit or interrupt mask bit		

Figure 2.6   CPU Registers

RENESAS

2.4.1   General Registers

The H8S/2600 CPU has eight 32-bit general registers. These general registers are all functionally identical and can be used as both address registers and data registers. When a general register is used as a data register, it can be accessed as a 32-bit, 16-bit, or 8-bit register. Figure 2.7 illustrates the usage of the general registers. When the general registers are used as 32-bit registers or address registers, they are designated by the letters ER (ER0 to ER7).

The ER registers divide into 16-bit general registers designated by the letters E (E0 to E7) and R (R0 to R7). These registers are functionally equivalent, providing a maximum of sixteen 16-bit registers. The E registers (E0 to E7) are also referred to as extended registers.

The R registers divide into 8-bit general registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.

General register ER7 has the function of stack pointer (SP) in addition to its general-register function, and is used implicitly in exception handling and subroutine calls. Figure 2.8 shows the stack.

Figure 2.7   Usage of General Registers

Figure 2.8   Stack

2.4.2   Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The length of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0).

2.4.3   Extended Control Register (EXR)

EXR is an 8-bit register that manipulates the LDC, STC, ANDC, ORC, and XORC instructions. When these instructions, except for the STC instruction, are executed, all interrupts including NMI will be masked for three states after execution is completed.

Bit	Bit Name	Initial Value	R/W	Description
7	T	0	R/W	Trace Bit
				When this bit is set to 1, a trace exception is generated each time an instruction is executed. When this bit is cleared to 0, instructions are executed in sequence.
6 to 3	——	All 1	——	Reserved
				These bits are always read as 1.
2	I2	1	R/W	These bits designate the interrupt mask level (0 to 7).
1	I1	1	R/W	For details, refer to section 5, Interrupt Controller.
0	I0	1	R/W	

2.4.4   Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask bit (I) and half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags.

Operations can be performed on the CCR bits by the LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branching conditions for conditional branch (Bcc) instructions.

Bit	Bit Name	Initial Value	R/W	Description
7	I	1	R/W	Interrupt Mask Bit
				Masks interrupts other than NMI when set to 1. NMI is accepted regardless of the I bit setting. The I bit is set to 1 at the start of an exception-handling sequence. For details, refer to section 5, Interrupt Controller.
6	UI	Undefined	R/W	User Bit or Interrupt Mask Bit
				Can be read or written by software using the LDC, STC, ANDC, ORC, and XORC instructions. This bit cannot be used as an interrupt mask bit in this LSI.
5	H	Undefined	R/W	Half-Carry Flag
				When the ADD.B, ADDX.B, SUB.B, SUBX.B, CMP.B, or NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, or NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, or NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.
4	U	Undefined	R/W	User Bit
				Can be read or written by software using the LDC, STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag
				Stores the value of the most significant bit of data as a sign bit.
2	Z	Undefined	R/W	Zero Flag
				Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	V	Undefined	R/W	Overflow Flag
				Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	C	Undefined	R/W	Carry Flag
				Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by:
				• Add instructions, to indicate a carry
				• Subtract instructions, to indicate a borrow
				• Shift and rotate instructions, to indicate a carry
				The carry flag is also used as a bit accumulator by bit manipulation instructions.

2.4.5   Multiply-Accumulate Register (MAC)

This 64-bit register stores the results of multiply-and-accumulate operations. It consists of two 32-bit registers denoted MACH and MACL. The lower 10 bits of MACH are valid; the upper bits are a sign extension.

2.4.6   Initial Values of CPU Registers

Reset exception handling loads the CPU's program counter (PC) from the vector table, clears the trace bit in EXR to 0, and sets the interrupt mask bits in CCR and EXR to 1. The other CCR bits and the general registers are not initialized. In particular, the stack pointer (ER7) is not initialized. The stack pointer should therefore be initialized by an MOV.L instruction executed immediately after a reset.

RENESAS

2.5   Data Formats

The H8S/2600 CPU can process 1-bit, 4-bit (BCD), 8-bit (byte), 16-bit (word), and 32-bit (longword) data. Bit-manipulation instructions operate on 1-bit data by accessing bit n (n = 0, 1, 2, …, 7) of byte operand data. The DAA and DAS decimal-adjust instructions treat byte data as two digits of 4-bit BCD data.

2.5.1   General Register Data Formats

Figure 2.9 shows the data formats in general registers.

Figure 2.9   General Register Data Formats (1)

RENESAS

Data Type	Register Number	Data Format

Word data   Rn

```
 15                                              0
┌─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┐
│ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │
└─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┘
 MSB                                           LSB
```

Word data   En

```
 15                                   0
┌─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┐
│ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │
└─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┘
 MSB                               LSB
```

Longword data   ERn

```
 31                              16 15                                   0
┌─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┐┌─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┬─┐
│ │ │ │ │ │ │ │ │ │ │ │ │ │ │ ││ │ │ │ │ │ │ │ │ │ │ │ │ │ │ │
└─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┘└─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┴─┘
 MSB              En                             Rn              LSB
```

[Legend]

ERn:	General register ER
En:	General register E
Rn:	General register R
RnH:	General register RH
RnL:	General register RL
MSB:	Most significant bit
LSB:	Least significant bit

Figure 2.9   General Register Data Formats (2)

2.5.2   Memory Data Formats

Figure 2.10 shows the data formats in memory. The H8S/2600 CPU can access word data and longword data in memory, however word or longword data must begin at an even address. If an attempt is made to access word or longword data at an odd address, an address error does not occur, however the least significant bit of the address is regarded as 0, so access begins the preceding address. This also applies to instruction fetches.

When ER7 is used as an address register to access the stack, the operand size should be word or longword.

Figure 2.10   Memory Data Formats

2.6   Instruction Set

The H8S/2600 CPU has 69 instructions. The instructions are classified by function in table 2.1.

Table 2.1   Instruction Classification

Function	Instructions	Size	Types
Data transfer	MOV	B/W/L	5
	POP*[1], PUSH*[1]	W/L	
	LDM, STM	L	
	MOVFPE*[3], MOVTPE*[3]	B	
Arithmetic operation	ADD, SUB, CMP, NEG	B/W/L	23
	ADDX, SUBX, DAA, DAS	B	
	INC, DEC	B/W/L	
	ADDS, SUBS	L	
	MULXU, DIVXU, MULXS, DIVXS	B/W	
	EXTU, EXTS	W/L	
	TAS*[4]	B	
	MAC, LDMAC, STMAC, CLRMAC	—	
Logic operations	AND, OR, XOR, NOT	B/W/L	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	B/W/L	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BLD, BILD, BST, BIST, BAND, BIAND, BOR, BIOR, BXOR, BIXOR	B	14
Branch	Bcc*[2], JMP, BSR, JSR, RTS	—	5
System control	TRAPA, RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	—	9
Block data transfer	EEPMOV	—	1

Total: 69

Notes: B-byte; W-word; L-longword.
1. POP.W Rn and PUSH.W Rn are identical to MOV.W @SP+,Rn and MOV.W Rn,@-SP.
   POP.L ERn and PUSH.L ERn are identical to MOV.L @SP+,ERn and
   MOV.L ERn,@-SP.
2. Bcc is the general name for conditional branch instructions.
3. Cannot be used in this LSI.
4. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

2.6.1　Table of Instructions Classified by Function

Tables 2.3 to 2.10 summarize the instructions in each functional category. The notation used in tables 2.3 to 2.10 is defined below.

Table 2.2　Operation Notation

Symbol	Description
Rd	General register (destination)*
Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register)
MAC	Multiply-accumulate register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
EXR	Extended control register
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
–	Subtraction
×	Multiplication
÷	Division
∧	Logical AND
∨	Logical OR
⊕	Logical XOR
→	Move
~	NOT (logical complement)

RENESAS

Symbol	Description
:8/:16/:24/:32	8-, 16-, 24-, or 32-bit length

Note: * General registers include 8-bit registers (R0H to R7H, R0L to R7L), 16-bit registers (R0 to R7, E0 to E7), and 32-bit registers (ER0 to ER7).

Table 2.3   Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W/L	(EAs) $\rightarrow$ Rd, Rs $\rightarrow$ (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register.
MOVFPE	B	Cannot be used in this LSI.
MOVTPE	B	Cannot be used in this LSI.
POP	W/L	@SP+ $\rightarrow$ Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn $\rightarrow$ @−SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @−SP. PUSH.L ERn is identical to MOV.L ERn, @−SP.
LDM	L	@SP+ $\rightarrow$ Rn (register list) Pops two or more general registers from the stack.
STM	L	Rn (register list) $\rightarrow$ @−SP Pushes two or more general registers onto the stack.

Note: * Refers to the operand size.

    B: Byte

    W: Word

    L: Longword

RENESAS

Table 2.4   Arithmetic Operations Instructions (1)

Instruction	Size*	Function
ADD SUB	B/W/L	Rd ± Rs → Rd, Rd ± #IMM → Rd Performs addition or subtraction on data in two general registers, or on immediate data and data in a general register (immediate byte data cannot be subtracted from byte data in a general register. Use the SUBX or ADD instruction.)
ADDX SUBX	B	Rd ± Rs ± C → Rd, Rd ± #IMM ± C → Rd Performs addition or subtraction with carry on byte data in two general registers, or on immediate data and data in a general register.
INC DEC	B/W/L	Rd ± 1 → Rd, Rd ± 2 → Rd Increments or decrements a general register by 1 or 2. (Byte operands can be incremented or decremented by 1 only.)
ADDS SUBS	L	Rd ± 1 → Rd, Rd ± 2 → Rd, Rd ± 4 → Rd Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA DAS	B	Rd decimal adjust → Rd Decimal-adjusts an addition or subtraction result in a general register by referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	Rd × Rs → Rd Performs unsigned multiplication on data in two general registers: either 8 bits × 8 bits → 16 bits or 16 bits × 16 bits → 32 bits.
MULXS	B/W	Rd × Rs → Rd Performs signed multiplication on data in two general registers: either 8 bits × 8 bits → 16 bits or 16 bits × 16 bits → 32 bits.
DIVXU	B/W	Rd ÷ Rs → Rd Performs unsigned division on data in two general registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16-bit remainder.

Note: *   Refers to the operand size.

B: Byte

W: Word

L: Longword

RENESAS

Table 2.4   Arithmetic Operations Instructions (2)

Instruction	Size*[1]	Function
DIVXS	B/W	Rd ÷ Rs → Rd Performs signed division on data in two general registers: either 16 bits ÷ 8 bits → 8-bit quotient and 8-bit remainder or 32 bits ÷ 16 bits → 16-bit quotient and 16-bit remainder.
CMP	B/W/L	Rd – Rs, Rd – #IMM Compares data in a general register with data in another general register or with immediate data, and sets CCR bits according to the result.
NEG	B/W/L	0 – Rd → Rd Takes the two's complement (arithmetic complement) of data in a general register.
EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by padding with zeros on the left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the lower 16 bits of a 32-bit register to longword size, by extending the sign bit.
TAS*[2]	B	@ERd – 0, 1 → (<bit 7> of @ERd) Tests memory contents, and sets the most significant bit (bit 7) to 1.
MAC	—	(EAs) × (EAd) + MAC → MAC Performs signed multiplication on memory contents and adds the result to the multiply-accumulate register. The following operations can be performed: 16 bits × 16 bits + 32 bits → 32 bits, saturating 16 bits × 16 bits + 42 bits → 42 bits, non-saturating
CLRMAC	—	0 → MAC Clears the multiply-accumulate register to zero.
LDMAC STMAC	L	Rs → MAC, MAC → Rd Transfers data between a general register and a multiply-accumulate register.

Note: 1. Refers to the operand size.

  B: Byte

  W: Word

  L: Longword

2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.

RENESAS

Table 2.5   Logic Operations Instructions

Instruction	Size*	Function
AND	B/W/L	Rd $\wedge$ Rs $\rightarrow$ Rd, Rd $\wedge$ #IMM $\rightarrow$ Rd Performs a logical AND operation on a general register and another general register or immediate data.
OR	B/W/L	Rd $\vee$ Rs $\rightarrow$ Rd, Rd $\vee$ #IMM $\rightarrow$ Rd Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B/W/L	Rd $\oplus$ Rs $\rightarrow$ Rd, Rd $\oplus$ #IMM $\rightarrow$ Rd Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B/W/L	$\sim$(Rd) $\rightarrow$ (Rd) Takes the one's complement (logical complement) of general register contents.

Note: *   Refers to the operand size.
B: Byte
W: Word
L: Longword

Table 2.6   Shift Instructions

Instruction	Size*	Function
SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents. 1-bit or 2-bit shifts are possible.
SHLL SHLR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register contents. 1-bit or 2-bit shifts are possible.
ROTL ROTR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents. 1-bit or 2-bit rotations are possible.
ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag. 1-bit or 2-bit rotations are possible.

Note: *   Refers to the operand size.
B: Byte
W: Word
L: Longword

RENESAS

Table 2.7   Bit Manipulation Instructions (1)

Instruction	Size*	Function
BSET	B	$1 \rightarrow$ (\<bit-No.\> of \<EAd\>) Sets a specified bit in a general register or memory operand to 1. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BCLR	B	$0 \rightarrow$ (\<bit-No.\> of \<EAd\>) Clears a specified bit in a general register or memory operand to 0. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BNOT	B	$\sim$(\<bit-No.\> of \<EAd\>) $\rightarrow$ (\<bit-No.\> of \<EAd\>) Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\sim$(\<bit-No.\> of \<EAd\>) $\rightarrow$ Z Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge$ (\<bit-No.\> of \<EAd\>) $\rightarrow$ C ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge [\sim$(\<bit-No.\> of \<EAd\>)] $\rightarrow$ C ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee$ (\<bit-No.\> of \<EAd\>) $\rightarrow$ C ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee [\sim$(\<bit-No.\> of \<EAd\>)] $\rightarrow$ C ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

Note: *   Refers to the operand size.
         B: Byte

Table 2.7   Bit Manipulation Instructions (2)

Instruction	Size*[1]	Function
BXOR	B	C $\oplus$ (<bit-No.> of <EAd>) $\rightarrow$ C XORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIXOR	B	C $\oplus$ [~(<bit-No.> of <EAd>)] $\rightarrow$ C XORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BLD	B	(<bit-No.> of <EAd>) $\rightarrow$ C Transfers a specified bit in a general register or memory operand to the carry flag.
BILD	B	~(<bit-No.> of <EAd>) $\rightarrow$ C Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.
BST	B	C $\rightarrow$ (<bit-No.> of <EAd>) Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	~C $\rightarrow$ (<bit-No.> of <EAd>) Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

Note: *   Refers to the operand size.

B: Byte

RENESAS

Table 2.8   Branch Instructions

Instruction	Size	Function
Bcc	—	Branches to a specified address if a specified condition is true. The branching conditions are listed below.

Mnemonic	Description	Condition
BRA(BT)	Always (true)	Always
BRN(BF)	Never (false)	Never
BHI	High	$C \vee Z = 0$
BLS	Low or same	$C \vee Z = 1$
BCC(BHS)	Carry clear (high or same)	$C = 0$
BCS(BLO)	Carry set (low)	$C = 1$
BNE	Not equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	Overflow clear	$V = 0$
BVS	Overflow set	$V = 1$
BPL	Plus	$N = 0$
BMI	Minus	$N = 1$
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	$N \oplus V = 1$
BGT	Greater than	$Z \vee (N \oplus V) = 0$
BLE	Less or equal	$Z \vee (N \oplus V) = 1$

Instruction	Size	Function
JMP	—	Branches unconditionally to a specified address.
BSR	—	Branches to a subroutine at a specified address.
JSR	—	Branches to a subroutine at a specified address.
RTS	—	Returns from a subroutine

Table 2.9   System Control Instructions

Instruction	Size*	Function
TRAPA	—	Starts trap-instruction exception handling.
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to a power-down state.
LDC	B/W	(EAs) → CCR, (EAs) → EXR Moves general register or memory contents or immediate data to CCR or EXR. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
STC	B/W	CCR → (EAd), EXR → (EAd) Transfers CCR or EXR contents to a general register or memory. Although CCR and EXR are 8-bit registers, word-size transfers are performed between them and memory. The upper 8 bits are valid.
ANDC	B	CCR ∧ #IMM → CCR, EXR ∧ #IMM → EXR Logically ANDs the CCR or EXR contents with immediate data.
ORC	B	CCR ∨ #IMM → CCR, EXR ∨ #IMM → EXR Logically ORs the CCR or EXR contents with immediate data.
XORC	B	CCR ⊕ #IMM → CCR, EXR ⊕ #IMM → EXR Logically XORs the CCR or EXR contents with immediate data.
NOP	—	PC + 2 → PC Only increments the program counter.

Note: *   Refers to the operand size.
    B: Byte
    W: Word

Table 2.10   Block Data Transfer Instructions

Instruction	Size	Function
| EEPMOV.B | — | ```
if R4L ≠ 0 then
    Repeat @ER5+ → @ER6+
        R4L–1 → R4L
    Until R4L = 0
else next;
``` |
| EEPMOV.W | — | ```
if R4 ≠ 0 then
    Repeat @ER5+ → @ER6+
        R4–1 → R4
    Until R4 = 0
else next;
```<br><br>Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address location set in ER6.<br><br>Execution of the next instruction begins as soon as the transfer is completed. |

RENESAS

2.6.2   Basic Instruction Formats

The H8S/2600 CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation field (op field), a register field (r field), an effective address extension (EA field), and a condition field (cc).

Figure 2.11 shows examples of instruction formats.

- Operation Field

  Indicates the function of the instruction, the addressing mode, and the operation to be carried out on the operand. The operation field always includes the first four bits of the instruction. Some instructions have two operation fields.

- Register Field

  Specifies a general register. Address registers are specified by 3 bits, and data registers by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension

  8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement.

- Condition Field

  Specifies the branching condition of Bcc instructions.

Figure 2.11   Instruction Formats (Examples)

2.7   Addressing Modes and Effective Address Calculation

The H8S/2600 CPU supports the eight addressing modes listed in table 2.11. Each instruction uses a subset of these addressing modes. Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit manipulation instructions use register direct, register indirect, or the absolute addressing mode to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.11   Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:32,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @−ERn
5	Absolute address	@aa:8/@aa:16/@aa:24/@aa:32
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

2.7.1   Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and E0 to E7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

2.7.2   Register Indirect—@ERn

The register field of the instruction code specifies an address register (ERn) which contains the address of the operand on memory. If the address is a program instruction address, the lower 24 bits are valid and the upper 8 bits are all assumed to be 0 (H'00).

RENESAS

2.7.3   Register Indirect with Displacement—@(d:16, ERn) or @(d:32, ERn)

A 16-bit or 32-bit displacement contained in the instruction is added to an address register (ERn) specified by the register field of the instruction, and the sum gives the address of a memory operand. A 16-bit displacement is sign-extended when added.

2.7.4   Register Indirect with Post-Increment or Pre-Decrement—@ERn+ or @-ERn

Register indirect with post-increment—@ERn+: The register field of the instruction code specifies an address register (ERn) which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents and the sum is stored in the address register. The value added is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

Register indirect with pre-decrement—@-ERn: The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word transfer instruction, or 4 for longword transfer instruction. For the word or longword transfer instructions, the register value should be even.

2.7.5   Absolute Address—@aa:8, @aa:16, @aa:24, or @aa:32

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24), or 32 bits long (@aa:32). Table 2.12 indicates the accessible absolute address ranges.

To access data, the absolute address should be 8 bits (@aa:8), 16 bits (@aa:16), or 32 bits (@aa:32) long. For an 8-bit absolute address, the upper 24 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 16 bits are a sign extension. A 32-bit absolute address can access the entire address space.

A 24-bit absolute address (@aa:24) indicates the address of a program instruction. The upper 8 bits are all assumed to be 0 (H'00).

RENESAS

Table 2.12   Absolute Address Access Ranges

Absolute Address		Normal Mode*	Advanced Mode
Data address	8 bits (@aa:8)	H'FF00 to H'FFFF	H'FFFF00 to H'FFFFFF
	16 bits (@aa:16)	H'0000 to H'FFFF	H'000000 to H'007FFF, H'FF8000 to H'FFFFFF
	32 bits (@aa:32)		H'000000 to H'FFFFFF
Program instruction address	24 bits (@aa:24)		

Note: Normal mode is not available in this LSI.

2.7.6   Immediate—#xx:8, #xx:16, or #xx:32

The instruction contains 8-bit (#xx:8), 16-bit (#xx:16), or 32-bit (#xx:32) immediate data as an operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some bit manipulation instructions contain 3-bit immediate data in the instruction code, specifying a bit number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.

2.7.7   Program-Counter Relative—@(d:8, PC) or @(d:16, PC)

This mode is used in the Bcc and BSR instructions. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. Only the lower 24 bits of this branch address are valid; the upper 8 bits are all assumed to be 0 (H'00). The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32768 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

2.7.8   Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an 8-bit absolute address specifying a memory operand. This memory operand contains a branch address. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF in normal mode, H'000000 to H'0000FF in advanced mode). In normal mode, the memory operand is a word operand and the branch address is 16 bits long. In advanced mode, the memory operand is a longword operand, the first byte of which is assumed to be 0 (H'00).

Note that the first part of the address range is also the exception vector area. For further details, refer to section 4, Exception Handling.

If an odd address is specified in word or longword memory access, or as a branch address, the least significant bit is regarded as 0, causing data to be accessed or instruction code to be fetched at the address preceding the specified address. (For further information, see section 2.5.2, Memory Data Formats.)

Note: Normal mode is not available in this LSI.

(a) Normal Mode*   (a) Advanced Mode

Note: * Normal mode is not available in this LSI.

Figure 2.12   Branch Address Specification in Memory Indirect Mode

2.7.9   Effective Address Calculation

Table 2.13 indicates how effective addresses are calculated in each addressing mode. In normal mode the upper 8 bits of the effective address are ignored in order to generate a 16-bit address.

Note: Normal mode is not available in this LSI.

Table 2.13   Effective Address Calculation (1)

Table 2.13 Effective Address Calculation (2)

No	Addressing Mode and Instruction Format	Effective Address Calculation	Effective Address (EA)
5	Absolute address		

Note: * Normal mode is not available in this LSI.

RENESAS

2.8   Processing States

The H8S/2600 CPU has four main processing states: the reset state, exception handling state, program execution state and power-down state. Figure 2.13 indicates the state transitions.

- Reset State

    In this state, the CPU and all on-chip peripheral modules are initialized and not operating. When the $\overline{\text{RES}}$ input goes low, all current processing stops and the CPU enters the reset state. All interrupts are masked in the reset state. Reset exception handling starts when the $\overline{\text{RES}}$ signal changes from low to high. For details, refer to section 4, Exception Handling.

    The reset state can also be entered by a watchdog timer overflow.

- Exception-Handling State

    The exception-handling state is a transient state that occurs when the CPU alters the normal processing flow due to an exception source, such as a reset, trace, interrupt, or trap instruction. The CPU fetches a start address (vector) from the exception vector table and branches to that address. For further details, refer to section 4, Exception Handling.

- Program Execution State

    In this state, the CPU executes program instructions in sequence.

- Program Stop State

    This is a power-down state in which the CPU stops operating. The program stop state occurs when a SLEEP instruction is executed or the CPU enters software standby mode. For further details, refer to section 24, Power-Down Modes.

Figure 2.13 State Transitions

2.9   Usage Note

2.9.1   Notes on Using the Bit Operation Instruction

Instructions BSET, BCLR, BNOT, BST, and BIST read data in byte units, and write data in byte units after bit operation. Therefore, attention must be paid when these instructions are used for ports or registers including write-only bits.

Instruction BCLR can be used to clear the flag in the internal I/O register to 0. If it is obvious that the flag has been set to 1 by the interrupt processing routine, it is unnecessary to read the flag beforehand.

Section 3   MCU Operating Modes

3.1   Operating Mode Selection

This LSI supports one operating mode (mode 2). The operating mode is determined by the setting of the mode pins ($\overline{\text{MD2}}$, MD1, and MD0). Table 3.1 shows the MCU operating mode selection.

Table 3.1   MCU Operating Mode Selection

MCU Operating Mode	$\overline{\text{MD2}}$	MD1	MD0	CPU Operating Mode	Description
2	1	1	0	Advanced	Extended mode with on-chip ROM
					Single-chip mode

Mode 2 is single-chip mode after a reset. The CPU can switch to extended mode by setting bit EXPE in MDCR to 1.

Modes 0, 1, 3, 5, and 7 are not available in this LSI. Modes 4 and 6 are operating mode for a special purpose. Thus, mode pins should be set to enable mode 2 in normal program execution state. Mode pins should not be changed during operation.

3.2   Register Descriptions

The following registers are related to the operating mode. For details on the bus control register (BCR), see section 6.3.1, Bus Control Register (BCR), and for details on bus control register 2 (BCR2), see section 6.3.2, Bus Control Register 2 (BCR2).

- Mode control register (MDCR)
- System control register (SYSCR)
- Serial timer control register (STCR)

3.2.1   Mode Control Register (MDCR)

MDCR is used to set an operating mode and to monitor the current operating mode.

Bit	Bit Name	Initial Value	R/W	Description
7	EXPE	0	R/W	Extended Mode Enable
				Specifies extended mode.
				0: Single-chip mode
				1: Extended mode
6 to 3	—	All 0	R	Reserved
2	MDS2	—*	R	Mode Select 2, 1, and 0
1	MDS1	—*	R	These bits indicate the input levels at mode pins ($\overline{\text{MD2}}$, MD1, and MD0) (the current operating mode). Bits MDS2, MDS1, and MDS0 correspond to $\overline{\text{MD2}}$, MD1, and MD0, respectively. MDS2 and MDS1 are read-only bits and they cannot be written to. The mode pin ($\overline{\text{MD2}}$, MD1, and MD0) input levels are latched into these bits when MDCR is read. These latches are canceled by a reset.
0	MDS0	—*	R	

Note: *   The initial values are determined by the settings of the $\overline{\text{MD2}}$, MD1, and MD0 pins.

RENESAS

3.2.2   System Control Register (SYSCR)

SYSCR selects a system pin function, monitors a reset source, selects the interrupt control mode and the detection edge for NMI, enables or disables register access to the on-chip peripheral modules, and enables or disables on-chip RAM address space.

Bit	Bit Name	Initial Value	R/W	Description
7	CS256E	0	R/W	Chip Select 256 Enable
				Enables or disables P97/$\overline{\text{WAIT}}$/$\overline{\text{CS256}}$ pin function in extended mode.
				0: P97/$\overline{\text{WAIT}}$ pin
				$\overline{\text{WAIT}}$ pin function is selected by the settings of WSCR and WSCR2.
				1: $\overline{\text{CS256}}$ pin
				Outputs low when a 256-kbyte expansion area of addresses H'F80000 to H'FBFFFF is accessed.
6	IOSE	0	R/W	IOS Enable
				Enables or disables $\overline{\text{AS}}$/$\overline{\text{IOS}}$ pin function in extended mode.
				0: $\overline{\text{AS}}$ pin
				Outputs low when an external area is accessed.
				1: $\overline{\text{IOS}}$ pin
				Outputs low when an IOS expansion area of addresses H'FFF000 to H'FFF7FF is accessed.
5	INTM1	0	R	These bits select the control mode of the interrupt controller. For details on the interrupt control modes, see section 5.6, Interrupt Control Modes and Interrupt Operation.
4	INTM0	0	R/W	
				00: Interrupt control mode 0
				01: Interrupt control mode 1
				10: Setting prohibited
				11: Setting prohibited

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
3	XRST	1	R	External Reset
				This bit indicates the reset source. A reset is caused by an external reset input, or when the watchdog timer overflows.
				0: A reset is caused when the watchdog timer overflows.
				1: A reset is caused by an external reset.
2	NMIEG	0	R/W	NMI Edge Select
				Selects the valid edge of the NMI interrupt input.
				0: An interrupt is requested at the falling edge of NMI input
				1: An interrupt is requested at the rising edge of NMI input
1	—	0	R/W	Reserved
				The initial value should not be changed.
0	RAME	1	R/W	RAM Enable
				Enables or disables on-chip RAM. The RAME bit is initialized when the reset state is released.
				0: On-chip RAM is disabled
				1: On-chip RAM is enabled

3.2.3   Serial Timer Control Register (STCR)

STCR enables or disables register access, IIC operating mode, and on-chip flash memory, and selects the input clock of the timer counter.

Bit	Bit Name	Initial Value	R/W	Description
7	IICX2	0	R/W	IIC Transfer Rate Select 2, 1, and 0
6	IICX1	0	R/W	These bits control the IIC operation. These bits select a
5	IICX0	0	R/W	transfer rate in master mode together with bits CKS2 to CKS0 in the I^2C bus mode register (ICMR). For details on the transfer rate, see table 17.3. The IICXn bit controls IIC_n. (n = 0 to 2)

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
4	⎯	0	R/W	Reserved
				The initial value should not be changed.
3	FLSHE	0	R/W	Flash Memory Control Register Enable Enables or disables CPU access for flash memory registers (FCCS, FPCS, FECS, FKEY, FMATS, FTDAR), control registers of power-down states (SBYCR, LPWRCR, MSTPCRH, MSTPCRL), and control registers of on-chip peripheral modules (BCR2, WSCR2, PCSR, SYSCR2).
				0: Area from H'FFFE88 to H'FFFE8F is reserved. Control registers of power-down states and on-chip peripheral modules are accessed in an area from H'FFFF80 to H'FFFF87.
				1: Control registers of flash memory are accessed in an area from H'FFFE88 to H'FFFE8F. Area from H'FFFF80 to H'FFFF87 is reserved.
2	—	1	R/W	Reserved
				The initial value should not be changed.
1	ICKS1	0	R/W	Internal Clock Source Select 1, 0
0	ICKS0	0	R/W	These bits select a clock to be input to the timer counter (TCNT) and a count condition together with bits CKS2 to CKS0 in the timer control register (TCR). For details, see section 11.2.4, Timer Control Register (TCR).

RENESAS

3.3   Operating Mode Descriptions

3.3.1   Mode 2

The CPU can access a 16 Mbytes address space in advanced mode. The on-chip ROM is enabled.

After a reset, the LSI is set to single-chip mode. To access an external address space, bit EXPE in MDCR should be set to 1.

- Normal extended mode

  In extended modes, ports 1 and 2 function as input ports after a reset.

  Ports 1 and 2 function as an address bus by setting 1 to the corresponding port data direction register (DDR). Port 3 functions as a data bus port, and parts of port 9 carry bus control signals. Port 6 functions as a data bus port when the ABW bit in WSCR is cleared to 0.

- Multiplex extended mode

  When 8-bit bus is specified, port 1 functions as the port for address output and data input/output regardless of the setting of the data direction register (DDR). Port 2 can be used as a general port.

  When 16-bit bus is specified, ports 1 and 2 function as the port for address output and data input/output regardless of the setting of the data direction register (DDR).

3.4   Address Map

Figure 3.1 shows the memory map in operating modes.

Figure 3.1   Address Map

Section 4   Exception Handling

4.1   Exception Handling Types and Priority

As table 4.1 indicates, exception handling may be caused by a reset, interrupt, illegal instruction, or trap instruction. Exception handling is prioritized as shown in table 4.1. If two or more exceptions occur simultaneously, they are accepted and processed in order of priority.

Table 4.1   Exception Types and Priority

Priority	Exception Type	Start of Exception Handling
High Low	Reset	Starts immediately after a low-to-high transition of the RES pin, or when the watchdog timer overflows.
	Illegal instruction	Started by execution of an undefined code.
	Interrupt	Starts when execution of the current instruction or exception handling ends, if an interrupt request has been issued. Interrupt detection is not performed on completion of ANDC, ORC, XORC, or LDC instruction execution, or on completion of reset exception handling.
	Trap instruction	Started by execution of a trap (TRAPA) instruction. Trap instruction exception handling requests are accepted at all times in program execution state.

4.2　Exception Sources and Exception Vector Table

Different vector addresses are assigned to different exception sources. Table 4.2 lists the exception sources and their vector addresses.

Table 4.2　Exception Handling Vector Table

		Vector Address
Exception Source	Vector Number	Advanced Mode
Reset	0	H'000000 to H'000003
Reserved for system use	1	H'000004 to H'000007
	⏐	⏐
	3	H'00000C to H'00000F
Illegal instruction	4	H'000010 to H'000013
Reserved for system use	5	H'000014 to H'000017
	6	H'000018 to H'00001B
External interrupt (NMI)	7	H'00001C to H'00001F
Trap instruction (four sources)	8	H'000020 to H'000023
	9	H'000024 to H'000027
	10	H'000028 to H'00002B
	11	H'00002C to H'00002F
Reserved for system use	12	H'000030 to H'000033
	⏐	⏐
	15	H'00003C to H'00003F
External interrupt IRQ0	16	H'000040 to H'000043
IRQ1	17	H'000044 to H'000047
IRQ2	18	H'000048 to H'00004B
IRQ3	19	H'00004C to H'00004F
IRQ4	20	H'000050 to H'000053
IRQ5	21	H'000054 to H'000057
IRQ6	22	H'000058 to H'00005B
IRQ7	23	H'00005C to H'00005F
Internal interrupt*	24	H'000060 to H'000063
	⏐	⏐
	29	H'000074 to H'000077

Exception Source		Vector Number	Vector Address Advanced Mode
Reserved for system use		30	H'000078 to H'00007B
		|	|
		33	H'000084 to H'000087
Internal interrupt*		34	H'000088 to H'00008B
		|	|
		55	H'0000DC to H'0000DF
External interrupt	IRQ8	56	H'0000E0 to H'0000E3
	IRQ9	57	H'0000E4 to H'0000E7
	IRQ10	58	H'0000E8 to H'0000EB
	IRQ11	59	H'0000EC to H'0000EF
	IRQ12	60	H'0000F0 to H'0000F3
	IRQ13	61	H'0000F4 to H'0000F7
	IRQ14	62	H'0000F8 to H'0000FB
	IRQ15	63	H'0000FC to H'0000FF
Internal interrupt*		64	H'000100 to H'000103
		|	|
		107	H'0001AC to H'0001AF

Note: * For details on the internal interrupt vector table, see section 5.5, Interrupt Exception Handling Vector Table.

4.3   Reset

A reset has the highest exception priority. When the $\overline{\text{RES}}$ pin goes low, all processing halts and this LSI enters the reset. To ensure that this LSI is reset, hold the $\overline{\text{RES}}$ pin low for at least 20 ms at power-on. To reset the chip during operation, hold the $\overline{\text{RES}}$ pin low for at least 20 states. A reset initializes the internal state of the CPU and the registers of on-chip peripheral modules. The chip can also be reset by overflow of the watchdog timer. For details, see section 12, Watchdog Timer (WDT).

4.3.1   Reset Exception Handling

When the $\overline{\text{RES}}$ pin goes high after being held low for the necessary time, this LSI starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip peripheral modules are initialized and the I bit in CCR is set to 1.
2. The reset exception handling vector address is read and transferred to the PC, and program execution starts from the address indicated by the PC.

Figure 4.1 shows an example of the reset sequence.

RENESAS

Figure 4.1   Reset Sequence

(1) Reset exception handling vector address (1) U = H'000000 (1) L = H'000002
(2) Start address (contents of reset exception handling vector address)
(3) Start address ((3) = (2)U + (2)L)
(4) First program instruction

4.3.2   Interrupts after Reset

If an interrupt is accepted after a reset and before the stack pointer (SP) is initialized, the PC and CCR will not be saved correctly, leading to a program crash. To prevent this, all interrupt requests, including NMI, are disabled immediately after a reset. Since the first instruction of a program is always executed immediately after the reset state ends, make sure that this instruction initializes the stack pointer (example: MOV.L #xx: 32, SP).

4.3.3   On-Chip Peripheral Modules after Reset is Cancelled

After a reset is cancelled, the module stop control registers (MSTPCR, MSTPCRA, SUBMSTPB, and SUBMSTPA) are initialized, and all modules except the DTC operate in module stop mode. Therefore, the registers of on-chip peripheral modules cannot be read from or written to. To read from and write to these registers, clear module stop mode.

4.4   Interrupt Exception Handling

Interrupts are controlled by the interrupt controller. The sources to start interrupt exception handling are external interrupt sources (NMI and IRQ15 to IRQ0) and internal interrupt sources from the on-chip peripheral modules. NMI is an interrupt with the highest priority. For details, see section 5, Interrupt Controller.

Interrupt exception handling is conducted as follows:

1. The values in the program counter (PC) and condition code register (CCR) are saved to the stack.
2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution begins from that address.

4.5   Trap Instruction Exception Handling

Trap instruction exception handling starts when a TRAPA instruction is executed. Trap instruction exception handling can be executed at all times in the program execution state.

Trap instruction exception handling is conducted as follows:

1. The values in the program counter (PC) and condition code register (CCR) are saved to the stack.
2. A vector address corresponding to the interrupt source is generated, the start address is loaded from the vector table to the PC, and program execution starts from that address.

The TRAPA instruction fetches a start address from a vector table entry corresponding to a vector number from 0 to 3, as specified in the instruction code.

Table 4.3 shows the status of CCR after execution of trap instruction exception handling.

Table 4.3   Status of CCR after Trap Instruction Exception Handling

	CCR	
Interrupt Control Mode	**I**	**UI**
0	Set to 1	Retains value prior to execution
1	Set to 1	Set to 1

RENESAS

4.6   Stack Status after Exception Handling

Figure 4.2 shows the stack after completion of trap instruction exception handling and interrupt exception handling.

Figure 4.2   Stack Status after Exception Handling

4.7   Usage Note

When accessing word data or longword data, this LSI assumes that the lowest address bit is 0. The stack should always be accessed in words or longwords, and the value of the stack pointer (SP: ER7) should always be kept even.

Use the following instructions to save registers:

```
PUSH.W    Rn    (or MOV.W Rn, @-SP)
PUSH.L    ERn   (or MOV.L ERn, @-SP)
```

Use the following instructions to restore registers:

```
POP.W     Rn    (or MOV.W @SP+, Rn)
POP.L     ERn   (or MOV.L @SP+, ERn)
```

Setting SP to an odd value may lead to a malfunction. Figure 4.3 shows an example of what happens when the SP value is odd.

Figure 4.3   Operation When SP Value is Odd

Section 5   Interrupt Controller

5.1   Features

- Two interrupt control modes

  Any of two interrupt control modes can be set by means of the INTM1 and INTM0 bits in the system control register (SYSCR).

- Priorities settable with ICR

  An interrupt control register (ICR) is provided for setting interrupt priorities. Priority levels can be set for each module for all interrupts except NMI.

- Three-level interrupt mask control

  By means of the interrupt control mode, I and UI bits in CCR, and ICR, 3-level interrupt mask control is performed.

- Independent vector addresses

  All interrupt sources are assigned independent vector addresses, making it unnecessary for the source to be identified in the interrupt handling routine.

- Thirty-three external interrupts

  NMI is the highest-priority interrupt, and is accepted at all times. Rising edge or falling edge detection can be selected for NMI. Falling-edge, rising-edge, or both-edge detection, or level sensing, can be selected for $\overline{\text{IRQn}}$ (n = 15 to 0) and $\overline{\text{ExIRQn}}$ (n = 15 to 0).

- DTC control

  The DTC can be activated by an interrupt request.

Figure 5.1   Block Diagram of Interrupt Controller

5.2   Input/Output Pins

Table 5.1 summarizes the pins of the interrupt controller.

Table 5.1   Pin Configuration

Symbol	I/O	Function
NMI	Input	Nonmaskable external interrupt Rising edge or falling edge can be selected
$\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ $\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ0}}$	Input	Maskable external interrupts Rising edge, falling edge, or both edges, or level sensing can be selected individually for each pin. Pin of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ to input $\overline{\text{IRQn}}$ (n = 15 to 0) interrupt can be selected.

RENESAS

5.3   Register Descriptions

The interrupt controller has the following registers. For details on the system control register (SYSCR), see section 3.2.2, System Control Register (SYSCR), and for details on the IRQ sense port select registers (ISSR16 and ISSR), see section 8.16.1, IRQ Sense Port Select Register 16 (ISSR16), IRQ Sense Port Select Register (ISSR).

- Interrupt control registers A to D (ICRA to ICRD)
- Address break control register (ABRKCR)
- Break address registers A to C (BARA to BARC)
- IRQ sense control registers (ISCR16H, ISCR16L, ISCRH, and ISCRL)
- IRQ enable registers (IER16 and IER)
- IRQ status registers (ISR16 and ISR)

5.3.1   Interrupt Control Registers A to D (ICRA to ICRD)

The ICR registers set interrupt control levels for interrupts other than NMI.

The correspondence between interrupt sources and ICRA to ICRD settings is shown in table 5.2.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	ICRn7 to IRCn0	All 0	R/W	Interrupt Control Level
				0: Corresponding interrupt source is interrupt control level 0 (no priority)
				1: Corresponding interrupt source is interrupt control level 1 (priority)

[Legend]
n: A to D

Table 5.2   Correspondence between Interrupt Source and ICR

Bit	Bit Name	Register			
		ICRA	ICRB	ICRC	ICRD
7	ICRn7	IRQ0	A/D converter	SCI_3	IRQ8 to IRQ11
6	ICRn6	IRQ1	FRT	SCI_1	IRQ12 to IRQ15
5	ICRn5	IRQ2, IRQ3	—	—	—
4	ICRn4	IRQ4, IRQ5	TMR_X	IIC_0	—
3	ICRn3	IRQ6, IRQ7	TMR_0	IIC_1	—
2	ICRn2	DTC	TMR_1	IIC_2, IIC_3	—
1	ICRn1	WDT_0	TMR_Y	LPC	SCIF
0	ICRn0	WDT_1	IIC_4, IIC_5	—	—

[Legend]]

n: A to D

—:   Reserved. The write value should always be 0.

5.3.2   Address Break Control Register (ABRKCR)

ABRKCR controls the address breaks. When both the CMF flag and BIE flag are set to 1, an address break is requested.

Bit	Bit Name	Initial Value	R/W	Description
7	CMF	Undefined	R	Condition Match Flag
				Address break source flag. Indicates that an address specified by BARA to BARC is prefetched.
				[Clearing condition]
				When an exception handling is executed for an address break interrupt.
				[Setting condition]
				When an address specified by BARA to BARC is prefetched while the BIE flag is set to 1.
6 to 1	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
0	BIE	0	R/W	Break Interrupt Enable
				Enables or disables address break.
				0: Disabled
				1: Enabled

RENESAS

5.3.3   Break Address Registers A to C (BARA to BARC)

The BAR registers specify an address that is to be a break address. An address in which the first byte of an instruction exists should be set as a break address.

- BARA

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	A23 to A16	All 0	R/W	Addresses 23 to 16
				The A23 to A16 bits are compared with A23 to A16 in the internal address bus.

- BARB

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	A15 to A8	All 0	R/W	Addresses 15 to 8
				The A15 to A8 bits are compared with A15 to A8 in the internal address bus.

- BARC

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	A7 to A1	All 0	R/W	Addresses 7 to 1
				The A7 to A1 bits are compared with A7 to A1 in the internal address bus.
0	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.

5.3.4   IRQ Sense Control Registers (ISCR16H, ISCR16L, ISCRH, ISCRL)

The ISCR registers select the source that generates an interrupt request at pins $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ or pins $\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ0}}$.

- ISCR16H

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ15SCB	0	R/W	IRQn Sense Control B
6	IRQ15SCA	0	R/W	IRQn Sense Control A
5	IRQ14SCB	0	R/W	00: Interrupt request generated at low level of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
4	IRQ14SCA	0	R/W	
3	IRQ13SCB	0	R/W	01: Interrupt request generated at falling edge of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
2	IRQ13SCA	0	R/W	10: Interrupt request generated at rising edge of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
1	IRQ12SCB	0	R/W	
0	IRQ12SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
				(n = 15 to 12)

Note: * $\overline{\text{IRQn}}$ stands for $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ12}}$.

- ISCR16L

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ11SCB	0	R/W	IRQn Sense Control B
6	IRQ11SCA	0	R/W	IRQn Sense Control A
5	IRQ10SCB	0	R/W	00: Interrupt request generated at low level of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
4	IRQ10SCA	0	R/W	
3	IRQ9SCB	0	R/W	01: Interrupt request generated at falling edge of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
2	IRQ9SCA	0	R/W	10: Interrupt request generated at rising edge of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
1	IRQ8SCB	0	R/W	
0	IRQ8SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQn}}$* or $\overline{\text{ExIRQn}}$ input
				(n = 11 to 8)

Note: * $\overline{\text{IRQn}}$ stands for $\overline{\text{IRQ11}}$ to $\overline{\text{IRQ8}}$.

RENESAS

- ISCRH

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ7SCB	0	R/W	IRQn Sense Control B
6	IRQ7SCA	0	R/W	IRQn Sense Control A
5	IRQ6SCB	0	R/W	00: Interrupt request generated at low level of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
4	IRQ6SCA	0	R/W	
3	IRQ5SCB	0	R/W	01: Interrupt request generated at falling edge of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
2	IRQ5SCA	0	R/W	10: Interrupt request generated at rising edge of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
1	IRQ4SCB	0	R/W	
0	IRQ4SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
				(n = 7 to 4)

Note: * $\overline{\text{IRQn}}$ stands for $\overline{\text{IRQ7}}$ to $\overline{\text{IRQ4}}$.

- ISCRL

Bit	Bit Name	Initial Value	R/W	Description
7	IRQ3SCB	0	R/W	IRQn Sense Control B
6	IRQ3SCA	0	R/W	IRQn Sense Control A
5	IRQ2SCB	0	R/W	00: Interrupt request generated at low level of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
4	IRQ2SCA	0	R/W	
3	IRQ1SCB	0	R/W	01: Interrupt request generated at falling edge of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
2	IRQ1SCA	0	R/W	10: Interrupt request generated at rising edge of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
1	IRQ0SCB	0	R/W	
0	IRQ0SCA	0	R/W	11: Interrupt request generated at both falling and rising edges of $\overline{\text{IRQn}}$ or $\overline{\text{ExIRQn}}$ input
				(n = 3 to 0)

Note: * $\overline{\text{IRQn}}$ stands for $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$.

5.3.5 IRQ Enable Registers (IER16, IER)

The IER registers control the enabling and disabling of interrupt requests IRQ15 to IRQ0.

- IER16

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IRQ15E to IRQ8E	All 0	R/W	IRQn Enable (n = 15 to 8) The IRQn interrupt request is enabled when this bit is 1.

- IER

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IRQ7E to IRQ0E	All 0	R/W	IRQn Enable (n = 7 to 0) The IRQn interrupt request is enabled when this bit is 1.

RENESAS

5.3.6   IRQ Status Registers (ISR16, ISR)

The ISR registers are flag registers that indicate the status of IRQ15 to IRQ0 interrupt requests.

- ISR16

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IRQ15F to IRQ8F	All 0	R/W	[Setting condition]
				• When the interrupt source selected by the ISCR16 registers occurs
				[Clearing conditions]
				• When reading 1, then writing 0
				• When interrupt exception handling is executed when low-level detection is set and $\overline{IRQn}*$ or $\overline{ExIRQn}$ input is high
				• When IRQn interrupt exception handling is executed when falling-edge, rising-edge, or both-edge detection is set
				(n = 15 to 8)

Note: * $\overline{IRQn}$ stands for $\overline{IRQ15}$ to $\overline{IRQ8}$.

- ISR

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	IRQ7F to IRQ0F	All 0	R/W	[Setting condition]
				• When the interrupt source selected by the ISCR registers occurs
				[Clearing conditions]
				• When reading 1, then writing 0
				• When interrupt exception handling is executed when low-level detection is set and $\overline{IRQn}*$ or $\overline{ExIRQn}$ input is high
				• When IRQn interrupt exception handling is executed when falling-edge, rising-edge, or both-edge detection is set
				(n = 7 to 0)

Note: * $\overline{IRQn}$ stands for $\overline{IRQ7}$ to $\overline{IRQ0}$.

RENESAS

5.4 Interrupt Sources

5.4.1 External Interrupts

There are four external interrupts: NMI, IRQ15 to IRQ0. These interrupts can be used to restore this LSI from software standby mode.

NMI Interrupt: NMI is the highest-priority interrupt, and is always accepted by the CPU regardless of the interrupt control mode or the status of the CPU interrupt mask bits. The NMIEG bit in SYSCR can be used to select whether an interrupt is requested at a rising edge or a falling edge on the NMI pin.

IRQ15 to IRQ0 Interrupts: Interrupts IRQ15 to IRQ0 are requested by an input signal at pins $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ or pins $\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ0}}$. Interrupts IRQ15 to IRQ0 have the following features:

- The interrupt exception handling for interrupt requests IRQ15 to IRQ0 can be started at an independent vector address.
- Using ISCR, it is possible to select whether an interrupt is generated by a low level, falling edge, rising edge, or both edges, at pins $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ or pins $\overline{\text{ExIRQ15}}$ to $\overline{\text{ExIRQ0}}$.
- Enabling or disabling of interrupt requests IRQ15 to IRQ0 can be selected with IER.
- The status of interrupt requests IRQ15 to IRQ0 is indicated in ISR. ISR flags can be cleared to 0 by software.

The detection of IRQ15 to IRQ0 interrupts does not depend on whether the relevant pin has been set for input or output. However, when a pin is used as an external interrupt input pin, clear the corresponding port DDR to 0 so that it is not used as an I/O pin for another function.

A block diagram of interrupts IRQ15 to IRQ0 is shown in figure 5.2.

Figure 5.2   Block Diagram of Interrupts IRQ15 to IRQ0

5.4.2   Internal Interrupts

Internal interrupts issued from the on-chip peripheral modules have the following features:

- For each on-chip peripheral module there are flags that indicate the interrupt request status, and enable bits that individually select enabling or disabling of these interrupts. When the enable bit for a particular interrupt source is set to 1, an interrupt request is sent to the interrupt controller.
- The control level for each interrupt can be set by ICR.
- The DTC can be activated by an interrupt request from an on-chip peripheral module.
- An interrupt request that activates the DTC is not affected by the interrupt control mode or the status of the CPU interrupt mask bits.

5.5   Interrupt Exception Handling Vector Table

Table 5.3 lists interrupt exception handling sources, vector addresses, and interrupt priorities. For default priorities, the lower the vector number, the higher the priority. Modules set at the same priority will conform to their default priorities. Priorities within a module are fixed.

An interrupt control level can be specified for a module to which an ICR bit is assigned. Interrupt requests from modules that are set to interrupt control level 1 (priority) by the ICR bit setting are given priority and processed before interrupt requests from modules that are set to interrupt control level 0 (no priority).

Table 5.3   Interrupt Sources, Vector Addresses, and Interrupt Priorities

Origin of Interrupt Source	Name	Vector Number	Vector Address Advanced Mode	ICR	Priority
External pin	NMI	7	H'00001C	—	High
	IRQ0	16	H'000040	ICRA7	▲
	IRQ1	17	H'000044	ICRA6	
	IRQ2	18	H'000048	ICRA5	
	IRQ3	19	H'00004C		
	IRQ4	20	H'000050	ICRA4	
	IRQ5	21	H'000054		
	IRQ6	22	H'000058	ICRA3	
	IRQ7	23	H'00005C		
DTC	SWDTEND (Software activation data transfer end)	24	H'000060	ICRA2	
WDT_0	WOVI0 (Interval timer)	25	H'000064	ICRA1	
WDT_1	WOVI1 (Interval timer)	26	H'000068	ICRA0	
—	Address break	27	H'00006C	—	
A/D converter	ADI (A/D conversion end)	28	H'000070	ICRB7	
EVC	EVENTI	29	H'000074	—	
TMR_X	CMIAX (Compare match A)	44	H'0000B0	ICRB4	
	CMIBX (Compare match B)	45	H'0000B4		
	OVIX (Overflow)	46	H'0000B8		
FRT	OCIA (Output compare A)	52	H'0000D0	ICRB6	
	OCIB (Output compare B)	53	H'0000D4		
	FOVI (Overflow)	54	H'0000D8		Low

RENESAS

Origin of Interrupt Source	Name	Vector Number	Vector Address Advanced Mode	ICR	Priority
External pin	IRQ8 IRQ9 IRQ10 IRQ11	56 57 58 59	H'0000E0 H'0000E4 H'0000E8 H'0000EC	ICRD7	High
	IRQ12 IRQ13 IRQ14 IRQ15	60 61 62 63	H'0000F0 H'0000F4 H'0000F8 H'0000FC	ICRD6	
TMR_0	CMIA0 (Compare match A) CMIB0 (Compare match B) OVI0 (Overflow)	64 65 66	H'000100 H'000104 H'000108	ICRB3	
TMR_1	CMIA1 (Compare match A) CMIB1 (Compare match B) OVI1 (Overflow)	68 69 70	H'000110 H'000114 H'000118	ICRB2	
TMR_Y	CMIAY (Compare match A) CMIBY (Compare match B) OVIY (Overflow)	72 73 74	H'000120 H'000124 H'000128	ICRB1	
IIC_2	IICI2	76	H'000130	ICRC2	
IIC_3	IICI3	78	H'000138		
SCI_3	ERI3 (Reception error 3) RXI3 (Reception completion 3) TXI3 (Transmission data empty 3) TEI3 (Transmission end 3)	80 81 82 83	H'000140 H'000144 H'000148 H'00014C	ICRC7	
SCI_1	ERI1 (Reception error 1) RXI1 (Reception completion 1) TXI1 (Transmission data empty 1) TEI1 (Transmission end 1)	84 85 86 87	H'000150 H'000154 H'000158 H'00015C	ICRC6	
SCIF	SCIFI	92	H'000170	ICRD1	
IIC_0	IICI0	94	H'000178	ICRC4	
IIC_1	IICI1	98	H'000188	ICRC3	
IIC_4	IICI4	100	H'000190	ICRB0	
IIC_5	IICI5	102	H'000198	ICRB0	
LPC	ERR1(transfer error, etc.) IBFI1 (IDR1 reception completion) IBFI2 (IDR2 reception completion) IBFI3 (IDR3 reception completion)	104 105 106 107	H'0001A0 H'0001A4 H'0001A8 H'0001AC	ICRC1	Low

5.6   Interrupt Control Modes and Interrupt Operation

The interrupt controller has two modes: Interrupt control mode 0 and interrupt control mode 1. Interrupt operations differ depending on the interrupt control mode. NMI interrupts and address break interrupts are always accepted except for in reset state or in hardware standby mode. The interrupt control mode is selected by SYSCR. Table 5.4 shows the interrupt control modes.

Table 5.4   Interrupt Control Modes

Interrupt Control Mode	SYSCR		Priority Setting Registers	Interrupt Mask Bits	Description
	INTM1	INTM0			
0	0	0	ICR	I	Interrupt mask control is performed by the I bit. Priority levels can be set with ICR.
1		1	ICR	I, UI	3-level interrupt mask control is performed by the I and UI bits. Priority levels can be set with ICR.

Figure 5.3 shows a block diagram of the priority decision circuit.

Figure 5.3   Block Diagram of Interrupt Control Operation

RENESAS

Interrupt Acceptance Control and 3-Level Control: In interrupt control modes 0 and 1, interrupt acceptance control and 3-level mask control is performed by means of the I and UI bits in CCR and ICR (control level).

Table 5.5 shows the interrupts selected in each interrupt control mode.

Table 5.5   Interrupts Selected in Each Interrupt Control Mode

Interrupt Control Mode	Interrupt Mask Bits		Selected Interrupts
	I	UI	
0	0	X	All interrupts (interrupt control level 1 has priority)
	1	X	NMI and address break interrupts
1	0	X	All interrupts (interrupt control level 1 has priority)
	1	0	NMI, address break, and interrupt control level 1 interrupts
		1	NMI and address break interrupts

[Legend]
X: Don't care

Default Priority Determination: The priority is determined for the selected interrupt, and a vector number is generated.

If the same value is set for ICR, acceptance of multiple interrupts is enabled, and so only the interrupt source with the highest priority according to the preset default priorities is selected and has a vector number generated.

Interrupt sources with a lower priority than the accepted interrupt source are held pending.

Table 5.6 shows operations and control signal functions in each interrupt control mode.

Table 5.6   Operations and Control Signal Functions in Each Interrupt Control Mode

Interrupt Control Mode	Setting		Interrupt Acceptance Control 3-Level Control				Default Priority Determination	T (Trace)
	INTM1	INTM0		I	UI	ICR		
0	0	0	O	IM	—	PR	O	—
1		1	O	IM	IM	PR	O	—

[Legend]

O: Interrupt operation control performed

IM: Used as an interrupt mask bit

PR: Sets priority

—:   Not used

5.6.1   Interrupt Control Mode 0

In interrupt control mode 0, interrupts other than NMI are masked by ICR and the I bit of the CCR in the CPU. Figure 5.4 shows a flowchart of the interrupt acceptance operation.

1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.

2. According to the interrupt control level specified in ICR, the interrupt controller accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.

3. If the I bit in CCR is set to 1, only NMI and address break interrupt requests are accepted by the interrupt controller, and other interrupt requests are held pending. If the I bit is cleared to 0, any interrupt request is accepted. KIN, WUE, and EVENTI interrupts are enabled or disabled by the I bit.

4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.

5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.

6. Next, the I bit in CCR is set to 1. This masks all interrupts except for NMI and address break interrupts.

RENESAS

7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.

Figure 5.4   Flowchart of Procedure up to Interrupt Acceptance in Interrupt Control Mode 0

5.6.2   Interrupt Control Mode 1

In interrupt control mode 1, mask control is applied to three levels for IRQ and on-chip peripheral module interrupt requests by comparing the I and UI bits in CCR in the CPU, and the ICR setting.

- An interrupt request with interrupt control level 0 is accepted when the I bit in CCR is cleared to 0. When the I bit is set to 1, the interrupt request is held pending.
  EVENTI, KIN, and WUE interrupts are enabled or disabled by the I bit.
- An interrupt request with interrupt control level 1 is accepted when the I bit or UI bit in CCR is cleared to 0. When both I and UI bits are set to 1, the interrupt request is held pending.

For instance, the state when the interrupt enable bit corresponding to each interrupt is set to 1, and ICRA to ICRD are set to H'20, H'00, H'00, and H'00, respectively (IRQ2 and IRQ3 interrupts are set to interrupt control level 1, and other interrupts are set to interrupt control level 0) is shown below. Figure 5.6 shows a state transition diagram.

- All interrupt requests are accepted when I = 0. (Priority order: NMI > IRQ2 > IRQ3 > IRQ0 > IRQ1 > address break …)
- Only NMI, IRQ2, IRQ3, and address break interrupt requests are accepted when I = 1 and UI = 0.
- Only NMI and address break interrupt requests are accepted when I = 1 and UI = 1.

Figure 5.5   State Transition in Interrupt Control Mode 1

RENESAS

Figure 5.6 shows a flowchart of the interrupt acceptance operation.

1. If an interrupt source occurs when the corresponding interrupt enable bit is set to 1, an interrupt request is sent to the interrupt controller.

2. According to the interrupt control level specified in ICR, the interrupt controller only accepts an interrupt request with interrupt control level 1 (priority), and holds pending an interrupt request with interrupt control level 0 (no priority). If several interrupt requests are issued, an interrupt request with the highest priority is accepted according to the priority order, an interrupt handling is requested to the CPU, and other interrupt requests are held pending.

3. An interrupt request with interrupt control level 1 is accepted when the I bit is cleared to 0, or when the I bit is set to 1 while the UI bit is cleared to 0.

   An interrupt request with interrupt control level 0 is accepted when the I bit is cleared to 0.

   When both the I and UI bits are set to 1, only NMI and address break interrupt requests are accepted, and other interrupts are held pending.

   When the I bit is cleared to 0, the UI bit is not affected.

4. When the CPU accepts an interrupt request, it starts interrupt exception handling after execution of the current instruction has been completed.

5. The PC and CCR are saved to the stack area by interrupt exception handling. The PC saved on the stack shows the address of the first instruction to be executed after returning from the interrupt handling routine.

6. The I and UI bits in CCR are set to 1. This masks all interrupts except for NMI and address break interrupts.

7. The CPU generates a vector address for the accepted interrupt and starts execution of the interrupt handling routine at the address indicated by the contents of the vector address in the vector table.

Figure 5.6   Flowchart of Procedure Up to Interrupt Acceptance in Interrupt Control Mode 1

5.6.3   Interrupt Exception Handling Sequence

Figure 5.7 shows the interrupt exception handling sequence. The example shown is for the case where interrupt control mode 0 is set in advanced mode, and the program area and stack area are in on-chip memory.

Figure 5.7   Interrupt Exception Handling

5.6.4 Interrupt Response Times

Table 5.7 shows interrupt response times – the intervals between generation of an interrupt request and execution of the first instruction in the interrupt handling routine. The execution status symbols used in table 5.7 are explained in table 5.8.

Table 5.7   Interrupt Response Times

No.	Execution Status	Advanced Mode
1	Interrupt priority determinationX^1	3
2	Number of wait states until executing instruction ends$*^2$	1 to $(19 + 2 \cdot S_I)$
3	PC, CCR stack save	$2 \cdot S_K$
4	Vector fetch	$2 \cdot S_I$
5	Instruction fetch$*^3$	$2 \cdot S_I$
6	Internal processing$*^4$	2
	Total (using on-chip memory)	12 to 32

Notes: 1. Two states in case of internal interrupt.
2. Refers to MULXS and DIVXS instructions.
3. Prefetch after interrupt acceptance and prefetch of interrupt handling routine.
4. Internal processing after interrupt acceptance and internal processing after vector fetch.

Table 5.8   Number of States in Interrupt Handling Routine Execution Status

		Object of Access			
		External Device			
		8-Bit Bus		16-Bit Bus	
Symbol	Internal Memory	2-State Access	3-State Access	2-State Access	3-State Access
Instruction fetch S_I	1	4	$6 + 2m$	2	$3 + m$
Branch address read S_J					
Stack manipulation S_K					

[Legend]
m: Number of wait states in external device access.

5.6.5   DTC Activation by Interrupt

The DTC can be activated by an interrupt. In this case, the following options are available:

* Interrupt request to CPU
* Activation request to DTC
* Both of the above

For details of interrupt requests that can be used to activate the DTC, see section 7, Data Transfer Controller (DTC). Figure 5.8 shows a block diagram of the DTC and interrupt controller.

Figure 5.8   Interrupt Control for DTC

The interrupt controller has three main functions in DTC control.

(1)   Selection of Interrupt Source

It is possible to select DTC activation request or CPU interrupt request with the DTCE bit of DTCERA to DTCERE in the DTC. After a DTC data transfer, the DTCE bit can be cleared to 0 and an interrupt request sent to the CPU in accordance with the specification of the DISEL bit of MRB in the DTC. When the DTC performs the specified number of data transfers and the transfer counter reaches 0, following the DTC data transfer the DTCE bit is cleared to 0 and an interrupt request is sent to the CPU.

(2)   Determination of Priority

The DTC activation source is selected in accordance with the default priority order, and is not affected by mask or priority levels. See section 7.5, Location of Register Information and DTC Vector Table, for the respective priorities.

(3)   Operation Order

If the same interrupt is selected as a DTC activation source and a CPU interrupt source, the DTC data transfer is performed first, followed by CPU interrupt exception handling.

Table 5.9 summarizes interrupt source selection and interrupt source clearing control according to the settings of the DTCE bit of DTCERA to DTCERE in the DTC and the DISEL bit of MRB in the DTC.

Table 5.9   Interrupt Source Selection and Clearing Control

| Settings | | Interrupt Source Selection/Clearing Control | |
| DTC | | | |
DTCE	DISEL	DTC	CPU
0	X	×	Δ
1	0	Δ	×
	1	○	Δ

[Legend]

Δ: The relevant interrupt is used. Interrupt source clearing is performed.
          (The CPU should clear the source flag in the interrupt handling routine.)

○:   The relevant interrupt is used. The interrupt source is not cleared.

×:   The relevant interrupt cannot be used.

X: Don't care

5.7   Usage Notes

5.7.1   Conflict between Interrupt Generation and Disabling

When an interrupt enable bit is cleared to 0 to disable interrupt requests, the disabling becomes effective after execution of the instruction. When an interrupt enable bit is cleared to 0 by an instruction such as BCLR or MOV, and if an interrupt is generated during execution of the instruction, the interrupt concerned will still be enabled on completion of the instruction, so interrupt exception handling for that interrupt will be executed on completion of the instruction. However, if there is an interrupt request of higher priority than that interrupt, interrupt exception handling will be executed for the higher-priority interrupt, and the lower-priority interrupt will be ignored. The same rule is also applied when an interrupt source flag is cleared to 0. Figure 5.9 shows an example in which the CMIEA bit in the TMR's TCR register is cleared to 0.

The above conflict will not occur if an enable bit or interrupt source flag is cleared to 0 while the interrupt is masked.

Figure 5.9   Conflict between Interrupt Generation and Disabling

5.7.2   Instructions that Disable Interrupts

The instructions that disable interrupts are LDC, ANDC, ORC, and XORC. After any of these instructions are executed, all interrupts including NMI are disabled and the next instruction is always executed. When the I bit or UI bit is set by one of these instructions, the new value becomes valid two states after execution of the instruction ends.

5.7.3   Interrupts during Execution of EEPMOV Instruction

Interrupt operation differs between the EEPMOV.B instruction and the EEPMOV.W instruction.

With the EEPMOV.B instruction, an interrupt request (including NMI) issued during the transfer is not accepted until the move is completed.

With the EEPMOV.W instruction, if an interrupt request is issued during the transfer, interrupt exception handling starts at a break in the transfer cycle. The PC value saved on the stack in this case is the address of the next instruction. Therefore, if an interrupt is generated during execution of an EEPMOV.W instruction, the following coding should be used.

```
    L1:    EEPMOV.W
           MOV.W     R4,R4
           BNE       L1
```

5.7.4   IRQ Status Registers (ISR16, ISR)

Since IRQnF may be set to 1 according to the pin status after a reset, the ISR16 and the ISR should be read after a reset, and then write 0 in IRQnF (n = 15 to 0).

Section 6   Bus Controller (BSC)

This LSI has an on-chip bus controller (BSC) that manages the bus width and the number of access states of the external address space. The BSC also has a bus arbitration function, and controls the operation of the internal bus masters – CPU and data transfer controller (DTC).

6.1   Features

- Extended modes

  Two modes for external extension

  Normal extended mode: Normal extension

                                 (when ADMXE = 0 in SYSCR2 and OBE = 0 in PTCNT0)

                                 Glueless extension

                                 (when ADMXE = 0 in SYSCR2 and OBE = 1 in PTCNT0)

  Address-data multiplex extended mode: Multiplex extension (when ADMXE = 1 in SYSCR2)

- Extended area division

  Possible in normal extended mode

  The external address space can be accessed as basic extended areas.

  A 256-Kbyte extended area can be set and controlled independently of basic extended areas.

- Address pin reduction

  In normal extended mode:

  A 256-Kbyte extended area from H'F80000 to H'FBFFFF can be selected using 18 address pins and the $\overline{\text{CS256}}$ signal.

  A 2-Kbyte area from H'FFF000 to H'FFF7FF can be selected using six to eleven address pins and the $\overline{\text{IOS}}$ signal.

  In address-data multiplex extended mode:

  The external address space can be accessed as the following two extended areas.

  H'F80000 to H'F8FFFF   64 Kbytes   256-Kbyte extended area

  H'FFF000 to H'FFF7FF   2 Kbytes   IOS extended area

  These areas can be selected using 8 pins or 16 pins, which is a total of address pins and data input/output pins.

- Control address hold signal and area select signal polarity

  The output polarity of $\overline{\text{IOS}}$, $\overline{\text{CS256}}$, and $\overline{\text{AH}}$ can be inverted by the PNCCS and PNCAH bits in LPWRCR

- Multiplex bus interface

	No Wait Inserted		Wait Inserted	
	Address	**Data**	**Address**	**Data**
256-Kbyte extended area	2 states *	2 states	2 states *	(3 + wait) states
IOS extended area	2 states *	2 states	2 states *	(3 + wait) states

Note: *   A wait cycle is inserted by the setting of the WC22 bit.

- Basic bus interface

  2-state access or 3-state access can be selected for each area.

  Program wait states can be inserted for each area.

- Burst ROM interface

  In normal extended mode

  A burst ROM interface can be set for basic extended areas.

  1-state access or 2-state access can be selected for burst access.

- Idle cycle insertion

  In normal extended mode

  An idle cycle can be inserted for external write cycles immediately after external read cycles.

- Bus arbitration function

  Includes a bus arbiter that arbitrates bus mastership between the CPU and DTC.

RENESAS

Figure 6.1   Block Diagram of Bus Controller

6.2   Input/Output Pins

Table 6.1 summarizes the pin configuration of the bus controller.

Table 6.1   Pin Configuration

Symbol	I/O	Function
$\overline{\text{AS}}$	Output	Strobe signal indicating that address output on the address bus is enabled (when the IOSE bit in SYSCR is cleared to 0). Note that this signal is not output when the 256-Kbyte extended area is accessed (the CS256E bit in SYSCR is 1).
$\overline{\text{IOS}}$	Output	Chip select signal indicating that the IOS extended area is being accessed (when the IOSE bit in SYSCR is 1).
$\overline{\text{CS256}}$	Output	Chip select signal indicating that the 256-Kbyte extended area is being accessed (when the CS256E bit in SYSCR is 1).
$\overline{\text{RD}}$	Output	Strobe signal indicating that the external address space is being read.
$\overline{\text{HWR}}$	Output	Strobe signal indicating that the external address space is being written to, and the upper half (D15 to D8, AD15 to AD8) of the data bus is valid.
$\overline{\text{LWR}}$	Output	Strobe signal indicating that the external address space is being written to, and the lower half (D7 to D0, AD7 to AD0) of the data bus is valid.
$\overline{\text{WAIT}}$	Input	Wait request signal when accessing the external space.
$\overline{\text{WR}}$	Output	Strobe signal indicating that the external address space is being written to.
$\overline{\text{HBE}}$	Output	Strobe signal indicating that the external address space is being accessed, and the upper half (D15 to D8) of the data bus is valid.
$\overline{\text{LBE}}$	Output	Strobe signal indicating that the external address space is being accessed, and the lower half (D7 to D0) of the data bus is valid.
$\overline{\text{AH}}$	Output	Signal indicating address fetch timing when the bus is in address-data multiplex bus state.
AD15 to AD0	Input/Output	Address output and data input/output pins for address-data multiplex extension.

RENESAS

6.3   Register Descriptions

The following registers are provided for the bus controller. For the system control register (SYSCR), see section 3.2.2, System Control Register (SYSCR). For port control register 0 (PTCNT0), see section 8.16.2, Port Control Register 0 (PTCNT0).

- Bus control register (BCR)
- Bus control register 2 (BCR2)
- Wait state control register (WSCR)
- Wait state control register 2 (WSCR2)
- System control register 2 (SYSCR2)

6.3.1   Bus Control Register (BCR)

BCR is used to specify the access mode for the external address space and the I/O area range when the $\overline{AS}/\overline{IOS}$ pin is specified as an I/O strobe pin.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	R/W	Reserved
				The initial value should not be changed.
6	ICIS	1	R/W	Idle Cycle Insertion
				Selects whether or not to insert 1-state of the idle cycle between successive external read and external write cycles.
				0: Idle cycle not inserted
				1: 1-state idle cycle inserted
5	BRSTRM	0	R/W	Valid only in the normal extended mode.
				Burst ROM Enable
				Selects the bus interface for the external address space.
				0: Basic bus interface
				1: Burst ROM interface
				When the CS256E bit in SYSCR is set to 1, burst ROM interface cannot be selected for the 256-Kbyte extended area.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
4	BRSTS1	1	R/W	Valid only in the normal extended mode.
				Burst Cycle Select 1
				Selects the number of states in the burst cycle of the burst ROM interface.
				0: 1 state
				1: 2 states
3	BRSTS0	0	R/W	Valid only in the normal extended mode.
				Burst Cycle Select 0
				Selects the number of words that can be accessed by burst access via the burst ROM interface.
				0: Max, 4 words
				1: Max, 8 words
2	—	0	R/W	Reserved
				The initial value should not be changed.
1	IOS1	1	R/W	IOS Select 1 and 0
0	IOS0	1	R/W	Select the address range where the $\overline{\text{IOS}}$ signal is output.
				See table 6.12.

RENESAS

6.3.2   Bus Control Register 2 (BCR2)

BCR2 is used to specify the access mode for the extended area.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	R/W	Reserved
				The initial value should not be changed.
5, 4	—	All 1	R/W	Reserved
				The initial value should not be changed.
3	ADFULLE	0	R/W	Address Output Full Enable
				Controls the address output, A23 to A21, in access to the extended area. See section 8, I/O Ports. This is not supported while ADMXE = 1.
2	EXCKS	0	R/W	External Extension Clock Select
				Selects the operating clock used in external extended area access.
				0: Medium-speed clock is selected as the operating clock
				1: System clock (ϕ) is selected as the operating clock.
				The operating clock is switched in the bus cycle prior to external extended area access.
1	—	1	R/W	Reserved
				The initial value should not be changed.
0	—	0	R/W	Reserved
				The initial value should not be changed.

6.3.3   Wait State Control Register (WSCR)

WSCR is used to specify the data bus width, the number of access states, the wait mode, and the number of wait states for access to external address spaces (basic extended area and 256-Kbyte extended area). The bus width and the number of access states for internal memory and internal I/O registers are fixed regardless of the WSCR settings.

Bit	Bit Name	Initial Value	R/W	Description
7	ABW256	1	R/W	256-Kbyte Extended Area Bus Width Control
				Selects the bus width for access to the 256-Kbyte extended area when the CS256E bit in SYSCR is set to 1.
				0: 16-bit bus
				1: 8-bit bus
6	AST256	1	R/W	256-Kbyte Extended Area Access State Control
				Selects the number of states for access to the 256-Kbyte extended area when the CS256E bit in SYSCR is set to 1. This bit also enables or disables wait-state insertion.
				[ADMXE = 0] Normal extension
				0: 2-state access space. Wait state insertion disabled
				1: 3-state access space. Wait state insertion enabled
				[ADMXE = 1] Address-data multiplex extension
				0: 2-state data access space. Wait state insertion disabled
				1: 3-state data access space. Wait state insertion enabled
5	ABW	1	R/W	Basic Extended Area Bus Width Control
				Selects the bus width for access to the basic extended area.
				0: 16-bit bus
				1: 8-bit bus
				When the CS256E bit in SYSCR is set to 1, this bit setting is ignored in access to the 256-Kbyte extended area.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
4	AST	1	R/W	Basic Extended Area Access State Control
				Selects the number of states for access to the basic extended area. This bit also enables or disables wait-state insertion.
				[ADMXE = 0] Normal extension
				0: 2-state access space. Wait state insertion disabled
				1: 3-state access space. Wait state insertion enabled
				[ADMXE = 1] Address-data multiplex extension
				0: 2-state data access space. Wait state insertion disabled
				1: 3-state data access space. Wait state insertion enabled
				When the CS256E bit in SYSCR is set to 1, this bit setting is ignored in access to the 256-Kbyte extended area.
3	WMS1	0	R/W	Basic Extended Area Wait Mode Select 1 and 0
2	WMS0	0	R/W	Selects the wait mode for access to the basic extended area when the AST bit is set to 1.
				00: Program wait mode
				01: Wait disabled mode
				10: Pin wait mode
				11: Pin auto-wait mode
				When the CS256E bit in SYSCR is set to 1, this bit setting is ignored in access to the 256-Kbyte extended area.
1	WC1	1	R/W	Basic Extended Area Wait Count 1 and 0
0	WC0	1	R/W	Selects the number of program wait states to be inserted when the basic extended area is accessed when the AST bit is set to 1. The program wait state is only inserted into data cycles.
				00: Program wait state is not inserted
				01: 1 program wait state is inserted
				10: 2 program wait states are inserted
				11: 3 program wait states are inserted
				When the CS256E bit in SYSCR is set to 1, this bit setting is ignored in access to the 256-Kbyte extended area.

RENESAS

6.3.4　Wait State Control Register 2 (WSCR2)

WSCR2 is used to specify the wait mode and number of wait states in access to the 256-Kbyte extended area.

Bit	Bit Name	Initial Value	R/W	Description
7	WMS10	0	R/W	256-Kbyte Extended Area Wait Mode Select 0
				Selects the wait mode for access to the 256-Kbyte extended area when the CS256E bit in SYSCR and the AST256 bit in WSCR are set to 1.
				0: Program wait mode
				1: Wait disabled mode
6	WC11	1	R/W	256-Kbyte Extended Area Wait Count 1 and 0
5	WC10	1	R/W	Selects the number of program wait states to be inserted into the data cycle for access to the 256-Kbyte extended area when the CS256E bit in SYSCR and the AST256 bit in WSCR are set to 1.
				00: Program wait state is not inserted
				01: 1 program wait state is inserted
				10: 2 program wait states are inserted
				11: 3 program wait states are inserted
4 3	—	All 0	R/W	Reserved

- When ADMXE = 0

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	—	All 1	R/W	Reserved

- When ADMXE = 1

Bit	Bit Name	Initial Value	R/W	Description
2	WC22	1	R/W	Address-Data Multiplex Extended Area Address Cycle Wait Count 2
				Selects the number of program wait states to be inserted into the address cycle for access to the address-data multiplex extended area.
				0: Program wait state is not inserted
				1: 1 program wait state is inserted in the address cycle
1, 0	—	All 1	R/W	Reserved

6.3.5   System Control Register 2 (SYSCR2)

SYSCR2 controls the address-data multiplex operation.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R/W	Reserved
				The initial value should not be changed.
3	ADMXE	0	R/W	Address-Data Multiplex Bus Interface Enable
				0: Normal extended bus interface
				1: Address data multiplex extended bus interface
2 to 0	—	All 0	R/W	Reserved
				The initial value should not be changed.

6.4   Bus Control

6.4.1   Bus Specifications

The external address space bus specifications consist of three elements: bus width, the number of access states, and the wait mode and the number of program wait states. The bus width and the number of access states for on-chip memory and internal I/O registers are fixed, and are not affected by the bus controller settings.

(1)   In Normal Extended Mode

(a)   Bus Width

A bus width of 8 or 16 bits can be selected via the ABW and ABW256 bits in WSCR.

(b)   Number of Access States

Two or three access states can be selected via the AST and AST256 bits in WSCR. When the 2-state access space is designated, wait-state insertion is disabled.

In the burst ROM interface, the number of access states for the basic extended area is determined regardless of the AST bit setting.

(c)   Wait Mode and Number of Program Wait States

When the basic extended area is specified as a 3-state access space by the AST bit in WSCR, the wait mode and the number of program wait states to be inserted automatically is selected by the WMS1, WMS0, WC1, and WC0 bits in WSCR. From 0 to 3 program wait states can be selected.

When the 256-Kbyte extended area is specified as a 3-state access space by the AST256 bit in WSCR, the wait mode and the number of program wait states to be inserted automatically is selected by the WMS10, WC11, and WC10 bits in WSCR2. From 0 to 3 program wait states can be selected.

The wait function for external extension is effective for connecting low-speed devices to the external address space. However, this wait function may cause some problems when the operation of bus masters other than the CPU, such as the DTC are to be delayed.

Tables 6.2 to 6.5 show each bit setting and external address space division in the address ranges of the external address space, and the bus specifications for the basic bus interface of each area.

RENESAS

(d)   Glueless Extension

Setting the OBE bit in PTCNT0 selects glueless extension, which uses the $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HBE}}$, and $\overline{\text{LBE}}$ signals to allow connection to the external space without adding an external circuit.

Table 6.2   Address Ranges and External Address Spaces

Address Range	Area	
	Basic Extended Area	256-Kbyte Extended Area
H'080000 to H'F7FFFF (15 Mbytes)	○: No condition	—
H'F80000 to H'FBFFFF (256 Kbytes) 256-Kbyte extended area	Δ: When CS256E = 0, used as basic extended area.	When $\overline{\text{WAIT}}$ pin function is not selected while CS256E = 1, $\overline{\text{CS256}}$ is output and address pins A17 to A0 are used.
H'FC0000 to H'FEFFFF (192 Kbytes)	○: No condition	—
H'FF0800 to H'FFBFFF (46 Kbytes)	Δ: When RAME = 0, used as basic extended area.	—
H'FFC000 to H'FFDFFF (8 Kbytes)	○: No condition	—
H'FFE000 to H'FFE07F (128 bytes)	○: No condition.	—
H'FFE080 to H'FFEFFF (3968 bytes)	Δ: When RAME = 0, used as basic extended area.	—
H'FFF000 to H'FFF7FF (2 Kbytes)	○ No condition When IOSE = 1, $\overline{\text{IOS}}$ is output and address pins A10 to A0 are used.	—
H'FFFF00 to H'FFFF7F (128 bytes)	Δ When RAME = 0, used as basic extended area.	—

[Legend]
○:   This address range is unconditionally accessed as the basic extended area.
Δ: Condition for making this address range accessed as the basic extended area.
—:   This address range cannot be used as part of a 256-Kbyte extended area.

Table 6.3   Bit Settings and Bus Specifications of Basic Bus Interface

		Areas	
BRSTRM	**CS256E**	**Basic Extended Area**	**256-Kbyte Extended Area**
0	0	Basic extended area	Used as basic extended area
	1	ABW, AST, WMS1, WMS0, WC1, WC0	ABW256, AST256, WMS10, WC11, WC10
1	0	Burst ROM interface*	Used as burst ROM interface
	1	ABW, AST, WMS0, WC1, WC0, BRSTS1, BRSTS0	ABW256, AST256, WMS10, WC11, WC10

Note: *   In the burst ROM interface, the bus width is specified by the ABW bit in WSCR, the number of full access states (wait can be inserted) is specified by the AST bit in WSCR, and the number of access cycles in burst access is specified regardless of the AST bit setting.

Table 6.4   Bus Specifications for Basic Extended Area/Basic Bus Interface

						Bus Specifications		
ABW	**AST**	**WMS1**	**WMS0**	**WC1**	**WC0**	**Bus Width**	**Number of Access States**	**Number of Program Wait States**
0	0	X	X	X	X	16	2	0
	1	0	1	X	X	16	3	0
		Other than WMS1 = 0 and WMS0 = 1		0	0		3	0
					1			1
				1	0			2
					1			3
1	0	X	X	X	X	8	2	0
	1	0	1	X	X	8	3	0
		Other than WMS1 = 0 and WMS0 = 1		0	0		3	0
					1			1
				1	0			2
					1			3

[Legend]
X: Don't care

RENESAS

Table 6.5   Bus Specifications for 256-Kbyte Extended Area/Basic Bus Interface

ABW256	AST256	WMS10	WC11	WC10	Bus Width	Number of Access States	Number of Program Wait States
0	0	X	X	X	16	2	0
	1	1	X	X	16	3	0
		0	0	0		3	0
				1			1
			1	0			2
				1			3
1	0	X	X	X	8	2	0
	1	1	X	X	8	3	0
		0	0	0		3	0
				1			1
			1	0			2
				1			3

[Legend]

X: Don't care

(2)   In Address-Data Multiplex Extended Mode

(a)   Bus Width

A bus width of 8 or 16 bits can be selected via the ABW and ABW256 bits in WSCR.

(b)   Number of Access States

Two or three states can be selected for data access via the AST and AST256 bits in WSCR. When the 2-state access space is designated, wait-state insertion is disabled.

(c)   Wait Mode and Number of Program Wait States

- IOS Extended Area

  When the IOS extended area is specified as a 3-state access space by the AST bit in WSCR, the wait mode and the number of program wait states to be inserted automatically is selected by the WMS1, WMS0, WC1, and WC0 bits in WSCR. Zero or one program wait state can be inserted into address cycle. From zero to three program wait states can be selected for data cycle.

- 256-Kbyte Extended Area

  When the 256-Kbyte extended area is specified as a 3-state access space by the AST256 bit in WSCR, the wait mode and the number of program wait states to be inserted automatically is selected by the WMS10, WC11, and WC10 bits in WSCR2. Zero or one program wait state can be inserted into address cycle. From zero to three program wait states can be selected for data cycle.

The wait function for external extension is effective for connecting low-speed devices to the external address space. However, this wait function may cause some problems when the operation of bus masters other than the CPU, such as the DTC, are to be delayed.

Tables 6.6 to 6.11 show address-data multiplex address space and the bus specifications for the basic bus interface of each area.

RENESAS

Table 6.6   Address-Data Multiplex Address Spaces

Address Range		Address-Data Multiplex Area
H'080000 to H'F7FFFF (15 Mbytes)	—	No condition
256-Kbyte extended area H'F80000 to H'F8FFFF (64 Kbytes)	O	When the $\overline{\text{WAIT}}$ pin function is not selected and CS256E = 1, $\overline{\text{CS256}}$ is output and address AD15 to AD0 or AD7 to AD0 are used.
256-Kbyte extended area H'F90000 to H'F9FFFF (64 Kbytes)	—	No condition
256-Kbyte extended area H'FA0000 to H'FAFFFF (64 Kbytes)	—	No condition
256-Kbyte extended area H'FB0000 to H'FBFFFF (64 Kbytes)	—	No condition
H'FC0000 to H'FFBFFF (240 Kbytes)	—	No condition
H'FFC000 to H'FFDFFF (8 Kbytes)	—	No condition
H'FFE000 to H'FFEFFF (4 Kbytes)	—	No condition
IOS extended area H'FFF000 to H'FFF7FF (2 Kbytes)	O	When IOSE = 1, $\overline{\text{IOS}}$ is output and address pins AD15 to AD0 or AD7 to AD0 are used.
H'FFFF00 to H'FFFF7F (128 bytes)	—	No condition

[Legend]

—:   This address range cannot be used as the address-data multiplex address space.

O: Condition for making this address range accessed as the address-data multiplex address space.

Table 6.7   Bit Settings and Bus Specifications of Basic Bus Interface

IOSE	CS256E	Area	
		IOS Extended Area	256-Kbyte Extended Area
1	0	ABW, AST, WMS1, WMS0, WC1, WC0	—
	1		ABW256, AST256, WMS10, WC11, WC10
0	0	—	—
	1		ABW256, AST256, WMS10, WC11, WC10

Table 6.8   Bus Specifications for IOS Extended Area/Multiplex Bus Interface (Address Cycle)

AST	WMS1	WMS0	WC22	WC1	WC0	Number of Access States	Number of Program Wait States
—	—	—	0	—	—	2	0
			1	—	—		1

Table 6.9   Bus Specifications for IOS Extended Area/Multiplex Bus Interface (Data Cycle)

AST	WMS1	WMS0	WC1	WC0	Number of Access States	Number of Program Wait States
0	—	—	—	—	2	0
1	0	1	—	—	3	0
	Other than WMS1 = 0 and WMS0 = 1		0	0	3	0
				1		1
			1	0		2
				1		3

RENESAS

Table 6.10   Bus Specifications for 256-Kbyte Extended Area/Multiplex Bus Interface (Address Cycle)

AST256	WMS10	WC22	WC11	WC10	Number of Access States	Number of Program Wait States
—	—	0	—	—	2	0
		1	—	—		1

Table 6.11   Bus Specifications for 256-Kbyte Extended Area/Multiplex Bus Interface (Data Cycle)

AST256	WMS1	WC1	WC0	Number of Access States	Number of Program Wait States
0	—	—	—	2	0
1	1	—	—	3	0
	0	0	0	3	0
			1		1
		1	0		2
			1		3

6.4.2   Advanced Mode

The external address space (H'FFF000 to H'FFF7FF) can be accessed by specifying the $\overline{AS}/\overline{IOS}$ pin as an I/O strobe pin. The 256-Kbyte extended area (H'F80000 to H'FBFFFF) can be accessed by the $\overline{CS256}$ pin function.

The external address space is initialized as the basic bus interface and a 3-state access space. In mode 2, the address space other than on-chip ROM, on-chip RAM, internal I/O registers, and their reserved areas is specified as the external address space. The on-chip RAM and its reserved area are enabled when the RAME bit in SYSCR is set to 1, and disabled when the RAME bit is cleared to 0. Addresses H'FF0800 to H'FFBFFF, H'FFE080 to H'FFEFFF, and H'FFFF00 to H'FFFF7F in the on-chip RAM area and its reserved area are always specified as the external address space.

6.4.3   I/O Select Signals

The LSI can output I/O select signals ($\overline{\text{IOS}}$); the signal is driven low when the corresponding external address space is accessed. Figure 6.2 shows an example of $\overline{\text{IOS}}$ signal output timing.

Figure 6.2 $\overline{\text{IOS}}$ Signal Output Timing

Enabling or disabling $\overline{\text{IOS}}$ signal output is performed by the IOSE bit in SYSCR. In the extended mode, the $\overline{\text{IOS}}$ pin functions as an $\overline{\text{AS}}$ pin by a reset. To use this pin as an $\overline{\text{IOS}}$ pin, set the IOSE bit to 1. For details, see section 8, I/O Ports.

The address ranges of the $\overline{\text{IOS}}$ signal output can be specified by the IOS1 and IOS0 bits in BCR, as shown in table 6.12.

Table 6.12   Address Range for $\overline{\text{IOS}}$ Signal Output

IOS1	IOS0	$\overline{\text{IOS}}$ Signal Output Range	
0	0	H'FFF000 to H'FFF03F	
	1	H'FFF000 to H'FFF0FF	
1	0	H'FFF000 to H'FFF3FF	
	1	H'FFF000 to H'FFF7FF	(Initial value)

6.5   Bus Interface

The normal extended bus interface enables direct connection to ROM and SRAM. For details on selection of the bus specifications for the basic extended area and 256-Kbyte extended area, see tables 6.4 to 6.5.

The address-data multiplex extended bus interface enables direct connection to products that supports this bus interface. For details on selection of the bus specifications for the IOS extended area and 256-Kbyte extended area, see tables 6.9 to 6.14.

6.5.1   Data Size and Data Alignment

Data sizes for the CPU and other internal bus masters are byte, word, and longword. The BSC has a data alignment function, and controls whether the upper data bus (D15 to D8/AD15 to AD8) or lower data bus (D7 to D0/AD7 to AD0) is used when the external address space is accessed, according to the bus specifications for the area being accessed (8-bit access space or 16-bit access space) and the data size.

(1)   8-Bit Access Space

Figure 6.3 illustrates data alignment control for the 8-bit access space. With the 8-bit access space, the upper data bus (D15 to D8) is always used for accesses. The amount of data that can be accessed at one time is one byte: a word access is performed as two byte accesses, and a longword access, as four byte accesses.

The lower data bus (AD7 to AD0) is used in address-data multiplex extended mode.

Figure 6.3   Access Sizes and Data Alignment Control (8-bit Access Space)

(2)   16-Bit Access Space

Figure 6.4 illustrates data alignment control for the 16-bit access space. With the 16-bit access space, the upper data bus (D15 to D8/AD15 to AD8) and lower data bus (D7 to D0/AD7 to AD0) are used for accesses. The amount of data that can be accessed at one time is one byte or one word, and a longword access is executed as two word accesses.

In byte access, whether the upper or lower data bus is used is determined by whether the address is even or odd. The upper data bus is used for even addresses, and the lower data bus for odd addresses.

Figure 6.4   Access Sizes and Data Alignment Control (16-bit Access Space)

6.5.2   Valid Strobes

Table 6.13 shows the data buses used and valid strobes for each access space.

In a read, the $\overline{\text{RD}}$ signal is valid for both the upper and lower halves of the data bus. In a write, the $\overline{\text{HWR}}$ signal is valid for the upper half of the data bus, and the $\overline{\text{LWR}}$ signal for the lower half.

Table 6.13   Data Buses Used and Valid Strobes

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D15 to D8/ AD15 to AD8)	Lower Data Bus (D7 to D0/AD7 to AD0)
8-bit access space	Byte	Read	—	$\overline{\text{RD}}$	Valid	Ports or others
		Write	—	$\overline{\text{HWR}}$		Ports or others
8-bit access space (in address-data multiplex extended mode)	Byte	Read	—	$\overline{\text{RD}}$	Ports or others	Valid
		Write	—	$\overline{\text{HWR}}$		
16-bit access space	Byte	Read	Even	$\overline{\text{RD}}$	Valid	Invalid
			Odd		Invalid	Valid
		Write	Even	$\overline{\text{HWR}}$	Valid	Undefined
			Odd	$\overline{\text{LWR}}$	Undefined	Valid
	Word	Read	—	$\overline{\text{RD}}$	Valid	Valid
		Write	—	$\overline{\text{HWR}}$, $\overline{\text{LWR}}$	Valid	Valid

[Legend]

Undefined: Undefined data is output.

Invalid: Input state with the input value ignored.

Ports or others: Used as ports or I/O pins for on-chip peripheral modules, and are not used as the data bus.

6.5.3   Valid Strobes (in Glueless Extension)

Table 6.14 shows the data buses used and valid strobes for each access space.

The $\overline{\text{RD}}$ and $\overline{\text{WR}}$ signals are valid for both the upper and lower halves of the data bus. In a write, the $\overline{\text{HBE}}$ signal is valid for the upper half of the data bus, and the $\overline{\text{LBE}}$ signal for the lower half.

Table 6.14   Data Buses Used and Valid Strobes (Gluless Extension)

Area	Access Size	Read/ Write	Address	Valid Strobe	Upper Data Bus (D15 to D8)	Lower Data Bus (D7 to D0)
8-bit access space	Byte	Read	—	$\overline{\text{RD}}$	Valid	Ports or others
		Write	—	$\overline{\text{WR}}$		
16-bit access space	Byte	Read	Even	$\overline{\text{RD}}$, $\overline{\text{HBE}}$	Valid	Invalid
			Odd	$\overline{\text{RD}}$, $\overline{\text{LBE}}$	Invalid	Valid
		Write	Even	$\overline{\text{WR}}$, $\overline{\text{HBE}}$	Valid	Undefined
			Odd	$\overline{\text{WR}}$, $\overline{\text{LBE}}$	Undefined	Valid
	Word	Read	—	$\overline{\text{RD}}$, $\overline{\text{HBE}}$, $\overline{\text{LBE}}$	Valid	Valid
		Write	—	$\overline{\text{WR}}$, $\overline{\text{HBE}}$, $\overline{\text{LBE}}$		

[Legend]

Undefined: Undefined data is output.

Invalid: Input state with the input value ignored.

Ports or others: Used as ports or I/O pins for on-chip peripheral modules, and are not used as the data bus.

6.5.4   Basic Operation Timing in Normal Extended Mode

(1)   8-Bit, 2-State Access Space

Figure 6.5 shows the bus timing for an 8-bit, 2-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used. Wait states cannot be inserted.

Note: * For external address space access, this signal is not output when the 256-Kbyte extended area is accessed with CS256E = 1.

Figure 6.5   Bus Timing for 8-Bit, 2-State Access Space

(2)   8-Bit, 3-State Access Space

Figure 6.6 shows the bus timing for an 8-bit, 3-state access space. When an 8-bit access space is accessed, the upper half (D15 to D8) of the data bus is used. Wait states can be inserted.

Figure 6.6   Bus Timing for 8-Bit, 3-State Access Space

(3)   16-Bit, 2-State Access Space

Figures 6.7 to 6.9 show bus timings for a 16-bit, 2-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for even addresses, and the lower half (D7 to D0) for odd addresses. Wait states cannot be inserted.

Note: * For external address space access, this signal is not output when the 256-Kbyte extended area is accessed with CS256E = 1.

Figure 6.7   Bus Timing for 16-Bit, 2-State Access Space (Even Byte Access)

Figure 6.8   Bus Timing for 16-Bit, 2-State Access Space (Odd Byte Access)

Note: * For external address space access, this signal is not output when the 256-Kbyte extended area is accessed with CS256E = 1.

Figure 6.9   Bus Timing for 16-Bit, 2-State Access Space (Word Access)

(4)   16-Bit, 3-State Access Space

Figures 6.10 to 6.12 show bus timings for a 16-bit, 3-state access space. When a 16-bit access space is accessed, the upper half (D15 to D8) of the data bus is used for even addresses, and the lower half (D7 to D0) for odd addresses. Wait states can be inserted.

Figure 6.10   Bus Timing for 16-Bit, 3-State Access Space (Even Byte Access)

Figure 6.11   Bus Timing for 16-Bit, 3-State Access Space (Odd Byte Access)

Note: * For external address space access, this signal is not output when the 256-Kbyte extended area is accessed with CS256E = 1.

Figure 6.12   Bus Timing for 16-Bit, 3-State Access Space (Word Access)

Figure 6.13   Glueless Extension Even Byte Access (ADMXE = 0)

Figure 6.14   Glueless Extension Odd Byte Access (ADMXE = 0)

Note: * For external address space access, this signal is not output when the 256-Kbyte extended area is accessed with CS256E = 1.

RENESAS

Figure 6.15   Glueless Extension Word Access (ADMXE = 0)

6.5.5 Basic Operation Timing in Address-Data Multiplex Extended Mode

(1)   8-Bit, 2-State Data Access Space

Figures 6.16 and 6.17 show the bus timing for an 8-bit, 2-state access space. When an 8-bit access space is accessed, the lower half (AD7 to AD0) of the data bus is used. Wait states cannot be inserted.

Figure 6.16   Bus Timing for 8-Bit, 2-State Access Space

Figure 6.17   Bus Timing for 8-Bit, 2-State Access Space

(2)   8-Bit, 3-State Data Access Space

Figure 6.18 shows the bus timing for an 8-bit, 3-state access space. When an 8-bit access space is accessed, the lower half (AD7 to AD0) of the data bus is used. Wait states can be inserted.

Figure 6.18   Bus Timing for 8-Bit, 3-State Access Space

(3)   16-Bit, 2-State Data Access Space

Figures 6.19 to 6.24 show bus timings for a 16-bit, 2-state access space. When a 16-bit access space is accessed, the upper half (AD15 to AD8) of the data bus is used for even addresses, and the lower half (AD7 to AD0) for odd addresses. Wait states cannot be inserted.

Figure 6.19   Bus Timing for 16-Bit, 2-State Access Space (1) (Even Byte Access)

Figure 6.20   Bus Timing for 16-Bit, 2-State Access Space (2) (Even Byte Access)

Figure 6.21   Bus Timing for 16-Bit, 2-State Access Space (3) (Odd Byte Access)

Figure 6.22   Bus Timing for 16-Bit, 2-State Access Space (4) (Odd Byte Access)

Figure 6.23   Bus Timing for 16-Bit, 2-State Access Space (5) (Word Access)

Figure 6.24   Bus Timing for 16-Bit, 2-State Access Space (6) (Word Access)

(4)   16-Bit, 3-State Data Access Space

Figures 6.25 to 6.27 show bus timings for a 16-bit, 3-state access space. When a 16-bit access space is accessed, the upper half (AD15 to AD8) of the data bus is used for even addresses, and the lower half (AD7 to AD0) for odd addresses. Wait states can be inserted.

Figure 6.25   Bus Timing for 16-Bit, 3-State Access Space (1) (Even Byte Access)

Figure 6.26   Bus Timing for 16-Bit, 3-State Access Space (2) (Odd Byte Access)

Figure 6.27   Bus Timing for 16-Bit, 3-State Access Space (3) (Word Access)

6.5.6   Wait Control

When accessing the external address space, this LSI can extend the bus cycle by inserting one or more wait states (T_w). There are three ways of inserting wait states: Program wait insertion, pin wait insertion using the $\overline{\text{WAIT}}$ pin, and the combination of program wait and the $\overline{\text{WAIT}}$ pin.

(1)   In Normal Extended Mode

(a)   Program Wait Mode

A specified number of wait states T_w are always inserted between the T_2 state and T_3 state when accessing the external address space. The number of wait states T_w is specified by the settings of the WC1 and WC0 bits in WSCR (the WC11 and WC10 bits in WSCR2 for the 256-Kbyte extended area).

(b)   Pin Wait Mode

A specified number of wait states T_w are always inserted between the T_2 state and T_3 state when accessing the external address space. The number of wait states T_w is specified by the settings of the WC1 and WC0 bits. If the $\overline{\text{WAIT}}$ pin is low at the falling edge of ϕ in the last T_2 or T_w state, another T_w state is inserted. If the $\overline{\text{WAIT}}$ pin is held low, T_w states are inserted until it goes high.

Pin wait mode is useful when inserting four or more T_w states, or when changing the number of T_w states to be inserted for each external device.

(c)   Pin Auto-Wait Mode

A specified number of wait states T_w are inserted between the T_2 state and T_3 state when accessing the external address space if the $\overline{\text{WAIT}}$ pin is low at the falling edge of ϕ in the last T_2 state. The number of wait states T_w is specified by the settings of the WC1 and WC0 bits. Even if the $\overline{\text{WAIT}}$ pin is held low, T_w states are inserted only up to the specified number of states.

Pin auto-wait mode enables the low-speed memory interface only by inputting the chip select signal to the $\overline{\text{WAIT}}$ pin.

Figure 6.28 shows an example of wait state insertion timing in pin wait mode.

The settings after a reset are: 3-state access, 3 program wait insertion, and $\overline{\text{WAIT}}$ pin input disabled.

RENESAS

Figure 6.28   Example of Wait State Insertion Timing (Pin Wait Mode)

Note: ↓ shown in φ clock indicates the $\overline{\text{WAIT}}$ pin sampling timing.

∗ For external address space access, this signal is not output when the 256-kbyte extended area
   is accessed with CS256E = 1.

(2)   In Address-Data Multiplex Extended Mode

(a)   Program Wait Mode

Program wait mode includes address wait and data wait.

- 256-Kbyte extended area and IOS extended area

  Zero or one state of address wait T_{AW} is inserted between T_1 and T_2 states. Zero to three states of data wait T_{DSW} is inserted between T_4 and T_5 states.

(b)   Pin Wait Mode

When accessing the external address space, a specified number of wait states T_{DSW} can be inserted between the T_4 state and T_5 state of data state. The number of wait states T_{DSW} is specified by the settings of the WC1 and WC0 bits. If the $\overline{WAIT}$ pin is low at the falling edge of ϕ in the last T_4, T_{DSW}, or T_{DOW} state, another T_{DOW} state is inserted. If the $\overline{WAIT}$ pin is held low, T_{DOW} states are inserted until it goes high.

Pin wait mode is useful when inserting four or more T_{DOW} states, or when changing the number of T_{DOW} states to be inserted for each external device.

(c)   Pin Auto-Wait Mode

A specified number of wait states T_{DOW} are inserted between the T_4 state and T_5 state when accessing the external address space if the $\overline{WAIT}$ pin is low at the falling edge of ϕ in the last T_4 state. The number of wait states T_{DOW} is specified by the settings of the WC1 and WC0 bits. Even if the $\overline{WAIT}$ pin is held low, T_{DOW} states are inserted only up to the specified number of states.

Pin auto-wait mode enables the low-speed memory interface only by inputting the chip select signal to the $\overline{WAIT}$ pin.

Figure 6.29 shows an example of wait state insertion timing in pin wait mode.

Figure 6.29   Example of Wait State Insertion Timing

6.6   Burst ROM Interface

In this LSI, the external address space can be designated as the burst ROM space by the BRSTRM bit in BCR, and the burst ROM interface enabled. Consecutive burst accesses of a maximum four or eight words can be performed only during CPU instruction fetch. 1 or 2 states can be selected for burst ROM access.

6.6.1   Basic Operation Timing

The number of access states in the initial cycle (full access) of the burst ROM interface is determined by the AST bit in WSCR. When the AST bit is set to 1, wait states can be inserted. 1 or 2 states can be selected for burst access according to the setting of the BRSTS1 bit in BCR. Wait states cannot be inserted in a burst cycle. Burst accesses of a maximum four words is performed when the BRSTS0 bit in BCR is cleared to 0, and burst accesses of a maximum eight words is performed when the BRSTS0 bit in BCR is set to 1.

The basic access timing for the burst ROM space is shown in figures 6.30 and 6.31.

Figure 6.30   Access Timing Example in Burst ROM Space (AST = BRSTS1 = 1)

Figure 6.31   Access Timing Example in Burst ROM Space (AST = BRSTS1 = 0)

6.6.2   Wait Control

As with the basic bus interface, program wait insertion or pin wait insertion using the $\overline{\text{WAIT}}$ pin is possible in the initial cycle (full access) of the burst ROM interface. For details, see section 6.5.6, Wait Control. Wait states cannot be inserted in a burst cycle.

6.7   Idle Cycle

When this LSI accesses the external address space, it can insert a 1-state idle cycle (T_i) between bus cycles when a write cycle occurs immediately after a read cycle. By inserting an idle cycle it is possible, for example, to avoid data collisions between ROM with a long output floating time, and high-speed memory and I/O interfaces.

If an external write occurs after an external read while the ICIS bit is set to 1 in BCR, an idle cycle is inserted at the start of the write cycle.

Figure 6.32 shows examples of idle cycle operation. In these examples, bus cycle A is a read cycle for ROM with a long output floating time, and bus cycle B is a CPU write cycle. In figure 6.32 (a), with no idle cycle inserted, a collision occurs in bus cycle B between the read data from ROM and the CPU write data. In figure 6.32 (b), an idle cycle is inserted, thus preventing data collision.

Figure 6.32   Examples of Idle Cycle Operation

Table 6.15 shows the pin states in an idle cycle.

Table 6.15   Pin States in Idle Cycle

Pins	Pin State
A23 to A0	Contents of immediately following bus cycle
D15 to D0	High impedance
$\overline{AS}$, $\overline{IOS}$, $\overline{CS256}$	High
$\overline{RD}$	High
$\overline{HWR}$, $\overline{LWR}$	High

6.8   Bus Arbitration

6.8.1   Overview

The BSC has a bus arbiter that arbitrates bus master operations. There are two bus masters – the CPU and DTC – that perform read/write operations while they have bus mastership.

6.8.2   Operation

Each bus master requests the bus mastership by means of a bus mastership request signal. The bus arbiter detects the bus mastership request signal from the bus masters, and if a bus request occurs, it sends a bus mastership request acknowledge signal to the bus master that made the request at the designated timing. If there are bus requests from more than one bus master, the bus mastership request acknowledge signal is sent to the one with the highest priority. When a bus master receives the bus mastership request acknowledge signal, it takes the bus mastership until that signal is canceled. The order of bus master priority is as follows:

(High) DTC > CPU (Low)

6.8.3   Bus Mastership Transfer Timing

When a bus request is received from a bus master with a higher priority than that of the bus master that has acquired the bus mastership and is currently operating, the bus mastership is not necessarily transferred immediately. Each bus master can relinquish the bus mastership at the timings given below.

(1)   CPU

The CPU is the lowest-priority bus master, and if a bus mastership request is received from the DTC, the bus arbiter transfers the bus mastership to the DTC. The timing for transferring the bus mastership is as follows:

- Bus mastership is transferred at a break between bus cycles. However, if bus cycle is executed in discrete operations, as in the case of a long-word size access, the bus is not transferred at a break between the operations. For details see section 2.7, Bus States During Instruction Execution in the H8S/2600 Series, H8S/2000 Series Software Manual.
- If the CPU is in sleep mode, it transfers the bus mastership immediately.

(2)   DTC

The DTC sends the bus arbiter a request for the bus mastership when a request for DTC activation occurs. The DTC releases the bus mastership after a series of processes has completed.

RENESAS

Section 7   Data Transfer Controller (DTC)

This LSI includes a data transfer controller (DTC). The DTC can be activated by an interrupt or software, to transfer data.

Figure 7.1 shows a block diagram of the DTC. The DTC's register information is stored in the on-chip RAM. When the DTC is used, the RAME bit in SYSCR must be set to 1. A 32-bit bus connects the DTC to addresses H'FFEC00 to H'FFEFFF in on-chip RAM (1 kbyte), enabling 32-bit/1-state reading and writing of the DTC register information.

7.1   Features

- Transfer is possible over any number of channels
- Three transfer modes
  - — Normal, repeat, and block transfer modes are available
- One activation source can trigger a number of data transfers (chain transfer)
- Direct specification of 16 Mbytes address space is possible
- Activation by software is possible
- Transfer can be set in byte or word units
- A CPU interrupt can be requested for the interrupt that activated the DTC
- Module stop mode can be set
- DTC operates in high-speed mode even when the LSI is in medium-speed mode

Figure 7.1   Block Diagram of DTC

7.2   Register Descriptions

The DTC has the following registers.

- DTC mode register A (MRA)
- DTC mode register B (MRB)
- DTC source address register (SAR)
- DTC destination address register (DAR)
- DTC transfer count register A (CRA)
- DTC transfer count register B (CRB)

These six registers cannot be directly accessed from the CPU. When a DTC activation interrupt source occurs, the DTC reads a set of register information that is stored in on-chip RAM to the corresponding DTC registers and transfers data. After the data transfer, it writes a set of updated register information back to on-chip RAM.

- DTC enable registers (DTCER)
- DTC vector register (DTVECR)
- Keyboard comparator control register (KBCOMP)
- Event counter control register (ECCR)
- Event counter status register (ECS)

7.2.1   DTC Mode Register A (MRA)

MRA selects the DTC operating mode.

Bit	Bit Name	Initial Value	R/W	Description
7	SM1	Undefined	—	Source Address Mode 1 and 0
6	SM0			These bits specify an SAR operation after a data transfer.
				0*: SAR is fixed
				10: SAR is incremented after a transfer (by +1 when Sz = 0, by +2 when Sz = 1)
				11: SAR is decremented after a transfer (by −1 when Sz = 0, by −2 when Sz = 1)
5	DM1	Undefined	—	Destination Address Mode 1 and 0
4	DM0			These bits specify a DAR operation after a data transfer.
				0*: DAR is fixed
				10: DAR is incremented after a transfer (by +1 when Sz = 0, by +2 when Sz = 1)
				11: DAR is decremented after a transfer (by −1 when Sz = 0, by −2 when Sz = 1)
3	MD1	Undefined	—	DTC Mode
2	MD0			These bits specify the DTC transfer mode.
				00: Normal mode
				01: Repeat mode
				10: Block transfer mode
				11: Setting prohibited
1	DTS	Undefined	—	DTC Transfer Mode Select
				Specifies whether the source side or the destination side is set to be a repeat area or block area in repeat mode or block transfer mode.
				0: Destination side is repeat area or block area
				1: Source side is repeat area or block area
0	Sz	Undefined	—	DTC Data Transfer Size
				Specifies the size of data to be transferred.
				0: Byte-size transfer
				1: Word-size transfer

Note: *   Don't care

RENESAS

7.2.2   DTC Mode Register B (MRB)

MRB selects the DTC operating mode.

Bit	Bit Name	Initial Value	R/W	Description
7	CHNE	Undefined	—	DTC Chain Transfer Enable
				When this bit is set to 1, a chain transfer will be performed. For details, see section 7.6.4, Chain Transfer.
				In data transfer with CHNE set to 1, determination of the end of the specified number of data transfers, clearing of the interrupt source flag, and clearing of DTCER are not performed.
6	DISEL	Undefined	—	DTC Interrupt Select
				When this bit is set to 1, a CPU interrupt request is generated every time data transfer ends. When this bit is cleared to 0, a CPU interrupt request is generated only when the specified number of data transfer ends.
5 to 0	—	Undefined	—	Reserved
				These bits have no effect on DTC operation. The write value should always be 0.

7.2.3   DTC Source Address Register (SAR)

SAR is a 24-bit register that designates the source address of data to be transferred by the DTC. For word-size transfer, specify an even source address.

7.2.4   DTC Destination Address Register (DAR)

DAR is a 24-bit register that designates the destination address of data to be transferred by the DTC. For word-size transfer, specify an even destination address.

RENESAS

7.2.5   DTC Transfer Count Register A (CRA)

CRA is a 16-bit register that designates the number of times data is to be transferred by the DTC.

In normal mode, the entire CRA functions as a 16-bit transfer counter (1 to 65536). It is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

In repeat mode or block transfer mode, the CRA is divided into two parts; the upper eight bits (CRAH) and the lower 8 bits (CRAL). CRAH holds the number of transfers while CRAL functions as an 8-bit transfer counter (1 to 256). CRAL is decremented by 1 every time data is transferred, and the contents of CRAH are sent when the count reaches H'00.

7.2.6   DTC Transfer Count Register B (CRB)

CRB is a 16-bit register that designates the number of times data is to be transferred by the DTC in block transfer mode. It functions as a 16-bit transfer counter (1 to 65536) that is decremented by 1 every time data is transferred, and transfer ends when the count reaches H'0000.

7.2.7   DTC Enable Registers (DTCER)

DTCER specifies DTC activation interrupt sources. DTCER is comprised of five registers: DTCERA to DTCERE. The correspondence between interrupt sources and DTCE bits is shown in tables 7.1 and 7.4. For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR. Multiple DTC activation sources can be set at one time (only at the initial setting) by masking all interrupts and writing data after executing a dummy read on the relevant register.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	DTCE7 to DTCE0	All 0	R/W	DTC Activation Enable
				Setting this bit to 1 specifies a relevant interrupt source as a DTC activation source.
				[Clearing conditions]
				• When data transfer has ended with the DISEL bit in MRB set to 1
				• When the specified number of transfers have ended
				These bits are not cleared when the DISEL bit is 0 and the specified number of transfers have not been completed

RENESAS

Table 7.1   Correspondence between Interrupt Sources and DTCER

Bit	Bit Name	Register				
		DTCERA	**DTCERB**	**DTCERC**	**DTCERD**	**DTCERE**
7	DTCEn7	(16)IRQ0	—	—	(86)TXI1	—
6	DTCEn6	(17)IRQ1	(76)IICI2	—	—	—
5	DTCEn5	(18)IRQ2	(94)IICI0	—	—	—
4	DTCEn4	(19)IRQ3	—	(29)EVENTI	(78)IICI3	—
3	DTCEn3	(28)ADI	—	—	(98)IICI1	(104)ERR1
2	DTCEn2	—	—	(81)RXI3	—	(105)IBFI1
1	DTCEn1	—	—	(82)TXI3	—	(106)IBFI2
0	DTCEn0	—	—	(85)RXI1	—	(107)IBFI3

[Legend]

n: A to E

( ):   Vector number

—:   Reserved. The write value should always be 0.

7.2.8   DTC Vector Register (DTVECR)

DTVECR enables or disables DTC activation by software, and sets a vector number for the software activation interrupt.

Bit	Bit Name	Initial Value	R/W	Description
7	SWDTE	0	R/W	DTC Software Activation Enable
				Setting this bit to 1 activates DTC. Only 1 can be written to this bit.
				[Clearing conditions]
				• When the DISEL bit is 0 and the specified number of transfers have not ended
				• When 0 is written to the DISEL bit after a software-activated data transfer end interrupt (SWDTEND) request has been sent to the CPU.
				This bit will not be cleared when the DISEL bit is 1 and data transfer has ended or when the specified number of transfers has ended.

Bit	Bit Name	Initial Value	R/W	Description
6 to 0	DTVEC6 to DTVEC0	All 0	R/W	DTC Software Activation Vectors 6 to 0
				These bits specify a vector number for DTC software activation.
				The vector address is expressed as H'0400 + (vector number × 2). For example, when DTVEC6 to DTVEC0 = H'10, the vector address is H'0420. When the SWDTE bit is 0, these bits can be written to.

7.2.9   Keyboard Comparator Control Register (KBCOMP)

KBCOMP enables or disables the comparator scan function of event counter.

Bit	Bit Name	Initial Value	R/W	Description
7	EVENTE	0	R/W	Event Count Enable
				0: Disables event count function
				1: Enables event count function
6, 5	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
4 to 0	—	All 0	R/W	Reserved
				The initial value should not be changed.

RENESAS

7.2.10   Event Counter Control Register (ECCR)

ECCR selects the event counter channels for use and the detection edge.

Bit	Bit Name	Initial Value	R/W	Description
7	EDSB	0	R/W	Event Counter Edge Select
				Selects the detection edge for the event counter.
				0: Counts the rising edges
				1: Counts the falling edges
6 to 4	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3 to 0	ECSB3 to ECSB0	All 0	R/W	Event Counter Channel Select 3 to 0
				These bits select pins for event counter input. A series of pins are selected starting from EVENT0. When PAnDDR is set to 1, inputting events to EVENT0 to EVENT7 is ignored.
				0000: EVENT0 is used
				0001: EVENT0 to EVENT1 are used
				0010: EVENT0 to EVENT2 are used
				0011: EVENT0 to EVENT3 are used
				0100: EVENT0 to EVENT4 are used
				0101: EVENT0 to EVENT5 are used
				0110: EVENT0 to EVENT6 are used
				0111: EVENT0 to EVENT7 are used
				1000: EVENT0 to EVENT8 are used
				1001: EVENT0 to EVENT9 are used
				1010: EVENT0 to EVENT10 are used
				1011: EVENT0 to EVENT11 are used
				1100: EVENT0 to EVENT12 are used
				1101: EVENT0 to EVENT13 are used
				1110: EVENT0 to EVENT14 are used
				1111: EVENT0 to EVENT15 are used

7.2.11   Event Counter Status Register (ECS)

ECS is a 16-bit register that holds events temporarily. The DTC decides the counter to be incremented according to the state of this register. Reading this register allows the monitoring of events that are not yet counted by the event counter. Access in 8-bit unit is not allowed.

Bit	Bit Name	Initial Value	R/W	Description
15 to 0	E15 to E0	0	R	Event Monitor 15 to 0
				These bits indicate processed/unprocessed states of the events that are input to EVENT15 to EVENT0.
				0: The corresponding event is already processed
				1: The corresponding event is not yet processed

RENESAS

7.3   DTC Event Counter

To count events of EVENT 0 to EVENT15 by the DTC event counter function, set DTC as below.

Table 7.2   DTC Event Counter Conditions

Register	Bit	Bit Name	Description
MRA	7, 6	SM1, SM0	00: SAR is fixed.
	5, 4	DM1, DM0	00: DAR is fixed.
	3, 2	MD1, MD0	01: Repeat mode
	1	DTS	0: Destination is repeat area
	0	Sz	1: Word size transfer
MRB	7	CHNE	0: Chain transfer is disabled
	6	DISEL	0: Interrupt request is generated when data is transferred by the number of specified times
	5 to 0	—	B'000000
SAR	23 to 0	—	Identical optional RAM address. Its lower five bits are B'00000.
DAR	23 to 0	—	The start address of 16 words is this address. They are incremented every time an event is detected in EVENT0 to EVENT15.
CRAH	7 to 0	—	H'FF
CRAL	7 to 0	—	H'FF
CRBH	7 to 0	—	H'FF
CRBL	7 to 0	—	H'FF
DTCERC	4	DTCEC4	1: DTC function of the event counter is enabled
KBCOMP	7	EVENTE	1: Event counter enable
RAM	—	—	(SAR, DAR) : Result of EVENT0 count (SAR, DAR) + 2: Result of EVENT 1 count (SAR, DAR) + 4: Result of EVENT 2 count ↓ (SAR, DAR) + 30: Result of EVENT 15 count

The corresponding flag to ECS input pin is set to 1 when the event pins that are specified by the ECSB3 to ECSB0 in ECCR detect the edge events specified by the EDSB in ECCR. For this flag state, status/address codes are generated.

An EVENTI interrupt request is generated even if only one bit in ECS is set to 1.

RENESAS

The EVENTI interrupt request activates the DTC and transfers data from RAM to RAM in the same address. Data is incremented in the DTC. The lower five bits of SAR and DAR are replaced with address code that is generated by the ECS flag status.

When the DTC transfer is completed, the ECS flag for transfer is cleared.

Table 7.3   Flag Status/Address Code

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address Code
															1	B'00000
														1	0	B'00010
													1	0	0	B'00100
												1	0	0	0	B'00110
											1	0	0	0	0	B'01000
										1	0	0	0	0	0	B'01010
									1	0	0	0	0	0	0	B'01100
								1	0	0	0	0	0	0	0	B'01110
							1	0	0	0	0	0	0	0	0	B'10000
						1	0	0	0	0	0	0	0	0	0	B'10010
					1	0	0	0	0	0	0	0	0	0	0	B'10100
				1	0	0	0	0	0	0	0	0	0	0	0	B'10110
			1	0	0	0	0	0	0	0	0	0	0	0	0	B'11000
		1	0	0	0	0	0	0	0	0	0	0	0	0	0	B'11010
	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	B'11100
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	B'11110

7.3.1   Event Counter Handling Priority

 EVENT0 to EVENT15 count handling is operated in the priority shown as below.

High   Low

EVENT0 > EVENT1 · · · · · · · · · · EVENT14 > EVENT15

RENESAS

7.3.2   Usage Notes

There are following usage notes for this event counter because it uses the DTC.

1. Continuous events that are input from the same pin and out of DTC handling are ignored because the count up is operated by means of the DTC.
2. If some events are generated in short intervals, the priority of event counter handling is not ordered and events are not handled in order of arrival.
3. If the counter overflows, this event counter counts from H'0000 without generating an interrupt.

7.4   Activation Sources

The DTC is activated by an interrupt request or by a write to DTVECR by software. The interrupt request source to activate the DTC is selected by DTCER. At the end of a data transfer (or the last consecutive transfer in the case of chain transfer), the interrupt flag that became the activation source or the corresponding DTCER bit is cleared. The activation source flag, in the case of RXI0, for example, is the RDRF flag in SCI_0.

When an interrupt has been designated as a DTC activation source, the existing CPU mask level and interrupt controller priorities have no effect. If there is more than one activation source at the same time, the DTC operates in accordance with the default priorities. Figure 7.2 shows a block diagram of DTC activation source control. For details on the interrupt controller, see section 5, Interrupt Controller.

Figure 7.2   Block Diagram of DTC Activation Source Control

7.5   Location of Register Information and DTC Vector Table

Locate the register information in the on-chip RAM (addresses: H'FFEC00 to H'FFEFFF).
Register information should be located at an address that is a multiple of four within the range.
The method for locating the register information in address space is shown in figure 7.3. Locate
MRA, SAR, MRB, DAR, CRA, and CRB, in that order, from the start address of the register
information. In the case of chain transfer, register information should be located in consecutive
areas as shown in figure 7.3, and the register information start address should be located at the
vector address corresponding to the interrupt source in the DTC vector table. The DTC reads the
start address of the register information from the vector table set for each activation source, and
then reads the register information from that start address.

When the DTC is activated by software, the vector address is obtained from: H'0400 +
(DTVECR[6:0] $\times$ 2). For example, if DTVECR is H'10, the vector address is H'0420.

The configuration of the vector address is a 2-byte unit. Specify the lower two bytes of the register
information start address.

Figure 7.3   DTC Register Information Location in Address Space

Table 7.4   Interrupt Sources, DTC Vector Addresses, and Corresponding DTCEs

Activation Source Origin	Activation Source	Vector Number	DTC Vector Address	DTCE*	Priority
Software	Write to DTVECR	DTVECR	H'0400 + (vector number x 2)	—	High
External pins	IRQ0	16	H'0420	DTCEA7	
	IRQ1	17	H'0422	DTCEA6	
	IRQ2	18	H'0424	DTCEA5	
	IRQ3	19	H'0426	DTCEA4	
A/D converter	ADI	28	H'0438	DTCEA3	
EVC	EVENTI	29	H'043A	DTCEC4	
IIC_2	IICI2	76	H'0498	DTCEB6	
IIC_3	IICI3	78	H'049C	DTCED4	
SCI_3	RXI3	81	H'04A2	DTCEC2	
	TXI3	82	H'04A4	DTCEC1	
SCI_1	RXI1	85	H'04AA	DTCEC0	
	TXI1	86	H'04AC	DTCED7	
IIC_0	IICI0	94	H'04BC	DTCEB5	
IIC_1	IICI1	98	H'04C4	DTCED3	
LPC	ERRI	104	H'04D0	DTCEE3	
	IBFI1	105	H'04D2	DTCEE2	
	IBFI2	106	H'04D4	DTCEE1	
	IBFI3	107	H'04D6	DTCEE0	Low

Note: *   DTCE bits with no corresponding interrupt are reserved, and the write value should always be 0.

7.6   Operation

The DTC stores register information in on-chip RAM. When activated, the DTC reads register information in on-chip RAM and transfers data. After the data transfer, the DTC writes updated register information back to on-chip RAM. The pre-storage of register information in memory makes it possible to transfer data over any required number of channels. The transfer mode can be specified as normal, repeat, or block transfer mode. Setting the CHNE bit in MRB to 1 makes it possible to perform a number of transfers with a single activation source (chain transfer).

The 24-bit SAR designates the DTC transfer source address, and the 24-bit DAR designates the transfer destination address. After each transfer, SAR and DAR are independently incremented, decremented, or left fixed depending on its register information.

Figure 7.4   DTC Operation Flowchart

7.6.1 Normal Mode

In normal mode, one activation source transfers one byte or one word of data. Table 7.5 lists the register functions in normal mode. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has been completed, a CPU interrupt can be requested.

Table 7.5   Register Functions in Normal Mode

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register A	CRA	Transfer counter
DTC transfer count register B	CRB	Not used

Figure 7.5   Memory Mapping in Normal Mode

7.6.2   Repeat Mode

In repeat mode, one activation source transfers one byte or one word of data. Table 7.6 lists the register functions in repeat mode. From 1 to 256 transfers can be specified. Once the specified number of transfers has been completed, the initial states of the transfer counter and the address register that is specified as the repeat area is restored, and transfer is repeated. In repeat mode, the transfer counter value does not reach H'00, and therefore CPU interrupts cannot be requested when the DISEL bit in MRB is cleared to 0.

Table 7.6   Register Functions in Repeat Mode

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register AH	CRAH	Holds number of transfers
DTC transfer count register AL	CRAL	Transfer Count
DTC transfer count register B	CRB	Not used

Figure 7.6   Memory Mapping in Repeat Mode

7.6.3   Block Transfer Mode

In block transfer mode, one activation source transfers one block of data. Either the transfer source or the transfer destination is designated as a block area. Table 7.7 lists the register functions in block transfer mode. The block size can be between 1 and 256. When the transfer of one block ends, the initial state of the block size counter and the address register that is specified as the block area is restored. The other address register is then incremented, decremented, or left fixed according to the register information. From 1 to 65,536 transfers can be specified. Once the specified number of transfers has been completed, a CPU interrupt is requested.

Table 7.7   Register Functions in Block Transfer Mode

Name	Abbreviation	Function
DTC source address register	SAR	Transfer source address
DTC destination address register	DAR	Transfer destination address
DTC transfer count register AH	CRAH	Holds block size
DTC transfer count register AL	CRAL	Block size counter
DTC transfer count register B	CRB	Transfer counter

Figure 7.7   Memory Mapping in Block Transfer Mode

7.6.4   Chain Transfer

Setting the CHNE bit in MRB to 1 enables a number of data transfers to be performed consecutively in response to a single transfer request. SAR, DAR, CRA, CRB, MRA, and MRB, which define data transfers, can be set independently.

Figure 7.8 shows the overview of chain transfer operation. When activated, the DTC reads the register information start address stored at the DTC vector address, and then reads the first register information at that start address. After the data transfer, the CHNE bit will be tested. When it has been set to 1, DTC reads the next register information located in a consecutive area and performs the data transfer. These sequences are repeated until the CHNE bit is cleared to 0.

In the case of transfer with the CHNE bit set to 1, an interrupt request to the CPU is not generated at the end of the specified number of transfers or by setting of the DISEL bit to 1, and the interrupt source flag for the activation source is not affected.

Figure 7.8   Chain Transfer Operation

7.6.5   Interrupt Sources

An interrupt request is issued to the CPU when the DTC has completed the specified number of data transfers, or a data transfer for which the DISEL bit was set to 1. In the case of interrupt activation, the interrupt set as the activation source is generated. These interrupts to the CPU are subject to CPU mask level and priority level control by the interrupt controller.

In the case of software activation, a software-activated data transfer end interrupt (SWDTEND) is generated.

When the DISEL bit is 1 and one data transfer has been completed, or the specified number of transfers have been completed, after data transfer ends, the SWDTE bit is held at 1 and an SWDTEND interrupt is generated. The interrupt handling routine will then clear the SWDTE bit to 0.

When the DTC is activated by software, an SWDTEND interrupt is not generated during a data transfer wait or during data transfer even if the SWDTE bit is set to 1.

7.6.6   Operation Timing

Figure 7.9   DTC Operation Timing (Example in Normal Mode or Repeat Mode)

**Figure 7.10   DTC Operation Timing (Example of Block Transfer Mode,
with Block Size of 2)**

Figure 7.11   DTC Operation Timing (Example of Chain Transfer)

7.6.7   Number of DTC Execution States

Table 7.8 lists the execution status for a single DTC data transfer, and table 7.9 shows the number of states required for each execution status.

Table 7.8   DTC Execution Status

Mode	Vector Read I	Register Information Read/Write J	Data Read K	Data Write L	Internal Operations M
Normal	1	6	1	1	3
Repeat	1	6	1	1	3
Block transfer	1	6	N	N	3

[Legend]

N: Block size (initial setting of CRAH and CRAL)

Table 7.9   Number of States Required for Each Execution Status

Object to be Accessed		On-Chip RAM (H'FFEC00 to H'FFEFFF)	On-Chip RAM (On-chip RAM area other than H'FFEC00 to H'FFEFFF)	On-Chip ROM	On-Chip I/O Registers		External Devices			
Bus width		32	16	16	8	16	8	8	16	16
Access states		1	1	1	2	2	2	3	2	3
Execution status	Vector read S_I	—	—	1	—	—	4	6 + 2m	2	3 + m
	Register information read/write S_J	1	—	—	—	—	—	—	—	—
	Byte data read S_K	1	1	1	2	2	2	3 + m	2	3 + m
	Word data read S_K	1	1	1	4	2	4	6 + 2m	2	3 + m
	Byte data write S_L	1	1	1	2	2	2	3 + m	2	3 + m
	Word data write S_L	1	1	1	4	2	4	6 + 2m	2	3 + m
	Internal operation S_M	1	1	1	1	1	1	1	1	1

The number of execution states is calculated from using the formula below. Note that Σ is the sum of all transfers activated by one activation source (the number in which the CHNE bit is set to 1, plus 1).

Number of execution states = $I \cdot S_I + \Sigma (J \cdot S_J + K \cdot S_K + L \cdot S_L) + M \cdot S_M$

For example, when the DTC vector address table is located in on-chip ROM, normal mode is set, and data is transferred from on-chip ROM to an internal I/O register, then the time required for the DTC operation is 13 states. The time from activation to the end of data write is 10 states.

7.7   Procedures for Using DTC

7.7.1   Activation by Interrupt

The procedure for using the DTC with interrupt activation is as follows:

1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in on-chip RAM.
2. Set the start address of the register information in the DTC vector address.
3. Set the corresponding bit in DTCER to 1.
4. Set the enable bits for the interrupt sources to be used as the activation sources to 1. The DTC is activated when an interrupt used as an activation source is generated.
5. After one data transfer has been completed, or after the specified number of data transfers have been completed, the DTCE bit is cleared to 0 and a CPU interrupt is requested. If the DTC is to continue transferring data, set the DTCE bit to 1.

7.7.2   Activation by Software

The procedure for using the DTC with software activation is as follows:

1. Set the MRA, MRB, SAR, DAR, CRA, and CRB register information in on-chip RAM.
2. Set the start address of the register information in the DTC vector address.
3. Check that the SWDTE bit is 0.
4. Write 1 to the SWDTE bit and the vector number to DTVECR.
5. Check the vector number written to DTVECR.
6. After one data transfer has been completed, if the DISEL bit is 0 and a CPU interrupt is not requested, the SWDTE bit is cleared to 0. If the DTC is to continue transferring data, set the SWDTE bit to 1. When the DISEL bit is 1 or after the specified number of data transfers have been completed, the SWDTE bit is held at 1 and a CPU interrupt is requested.

7.8   Examples of Use of the DTC

7.8.1   Normal Mode

An example is shown in which the DTC is used to receive 128 bytes of data via the SCI.

1. Set MRA to a fixed source address (SM1 = SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), normal mode (MD1 = MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one data transfer by one interrupt (CHNE = 0, DISEL = 0). Set the SCI, RDR address in SAR, the start address of the RAM area where the data will be received in DAR, and 128 (H′0080) in CRA. CRB can be set to any value.
2. Set the start address of the register information at the DTC vector address.
3. Set the corresponding bit in DTCER to 1.
4. Set the SCI to the appropriate receive mode. Set the RIE bit in SCR to 1 to enable the reception complete (RXI) interrupt. Since the generation of a receive error during the SCI reception operation will disable subsequent reception, the CPU should be enabled to accept receive error interrupts.
5. Each time the reception of one byte of data has been completed on the SCI, the RDRF flag in SSR is set to 1, an RXI interrupt is generated, and the DTC is activated. The receive data is transferred from RDR to RAM by the DTC. DAR is incremented and CRA is decremented. The RDRF flag is automatically cleared to 0.
6. When CRA becomes 0 after 128 data transfers have been completed, the RDRF flag is held at 1, the DTCE bit is cleared to 0, and an RXI interrupt request is sent to the CPU. The interrupt handling routine will perform wrap-up processing.

RENESAS

7.8.2   Software Activation

An example is shown in which the DTC is used to transfer a block of 128 bytes of data by means of software activation. The transfer source address is H'1000 and the transfer destination address is H'2000. The vector number is H'60, so the vector address is H'04C0.

1. Set MRA to incrementing source address (SM1 = 1, SM0 = 0), incrementing destination address (DM1 = 1, DM0 = 0), block transfer mode (MD1 = 1, MD0 = 0), and byte size (Sz = 0). The DTS bit can have any value. Set MRB for one block transfer by one interrupt (CHNE = 0). Set the transfer source address (H'1000) in SAR, the transfer destination address (H'2000) in DAR, and 128 (H'8080) in CRA. Set 1 (H'0001) in CRB.
2. Set the start address of the register information at the DTC vector address (H'04C0).
3. Check that the SWDTE bit in DTVECR is 0. Check that there is currently no transfer activated by software.
4. Write 1 to the SWDTE bit and the vector number (H'60) to DTVECR. The write data is H'E0.
5. Read DTVECR again and check that it is set to the vector number (H'60). If it is not, this indicates that the write failed. This is presumably because an interrupt occurred between steps 3 and 4 and led to a different software activation. To activate this transfer, go back to step 3.
6. If the write was successful, the DTC is activated and a block of 128 bytes of data is transferred.
7. After the transfer, an SWDTEND interrupt occurs. The interrupt handling routine should clear the SWDTE bit to 0 and perform wrap-up processing.

7.9   Usage Notes

7.9.1   Module Stop Mode Setting

DTC operation can be enabled or disabled by the module stop control register (MSTPCR). In the initial state, DTC operation is enabled. Access to DTC registers is disabled when module stop mode is set. Note that when the DTC is being activated, module stop mode cannot be specified. For details, refer to section 24, Power-Down Modes.

7.9.2   On-Chip RAM

MRA, MRB, SAR, DAR, CRA, and CRB are all located in on-chip RAM. When the DTC is used, the RAME bit in SYSCR should not be cleared to 0.

7.9.3   DTCE Bit Setting

For DTCE bit setting, use bit manipulation instructions such as BSET and BCLR, for reading and writing. Multiple DTC activation sources can be set at one time (only at the initial setting) by masking all interrupts and writing data after executing a dummy read on the relevant register.

7.9.4   DTC Activation by Interrupt Sources of SCI, IIC, or A/D Converter

Interrupt sources of the SCI, IIC, or A/D converter which activate the DTC are cleared when DTC reads from or writes to the respective registers, and they cannot be cleared by the DISEL bit.

Section 8   I/O Ports

Table 8.1 is a summary of the port functions. The pins of each port also function as input/output pins of peripheral modules and interrupt input pins. Each input/output port includes a data direction register (DDR) that controls input/output and a data register (DR) that stores output data. DDR and DR are not provided for input-only ports.

Pins of ports 1 to 4, 6, and A and pins D0 to D5 of port D have built-in input pull-up MOSs. For port A pins and D0 to D5 pins, the on/off status of the input pull-up MOS is controlled by their respective DDR and the output data register (ODR). Ports 1 to 3, and 6 have an input pull-up MOS control register (PCR), in addition to DDR and DR, to control the on/off status of the input pull-up MOSs.

Port 6 has built-in de-bouncers (DBn) that eliminate noises in the input signals.

Ports 4 and F are designed for retain state outputs (RSn), which retain the output values on the pins even if a reset is generated when the watchdog timer has overflowed.

Ports 1 to 6, and 8 to E can drive a single TTL load and 30 pF capacitive load. All the I/O ports can drive a Darlington transistor in output mode. Port pins 80 to 83, C0 to C5, D6, and D7 are NMOS push-pull output.

Table 8.1   Port Functions

Port	Description	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Feature of I/O
Port 1	General I/O port multiplexed with address output and address-data multiplex I/O	P17/A7/AD7 P16/A6/AD6 P15/A5/AD5 P14/A4/AD4 P13/A3/AD3 P12/A2/AD2 P11/A1/AD1 P10/A0/AD0	P17 P16 P15 P14 P13 P12 P11 P10	Built-in input pull-up MOS
Port 2	General I/O port multiplexed with address output and address-data multiplex I/O	P27/A15/AD15 P26/A14/AD14 P25/A13/AD13 P24/A12/AD12 P23/A11/AD11 P22/A10/AD10 P21/A9/AD9 P20/A8/AD8	P27 P26 P25 P24 P23 P22 P21 P20	Built-in input pull-up MOS
Port 3	General I/O port multiplexed with bidirectional data bus I/O	P37/D15 P36/D14 P35/D13 P34/D12 P33/D11 P32/D10 P31/D9 P30/D8	P37 P36 P35 P34 P33 P32 P31 P30	Built-in input pull-up MOS
Port 4	General I/O port multiplexed with interrupt input	P47/$\overline{\text{IRQ7}}$/RS7/HC7 P46/$\overline{\text{IRQ6}}$/RS6/HC6 P45/$\overline{\text{IRQ5}}$/RS5/HC5 P44/$\overline{\text{IRQ4}}$/RS4/HC4 P43/$\overline{\text{IRQ3}}$/RS3/HC3 P42/$\overline{\text{IRQ2}}$/RS2/HC2 P41/$\overline{\text{IRQ1}}$/RS1/HC1 P40/$\overline{\text{IRQ0}}$/RS0/HC0	Same as left	LED driving capability (sink current 12 mA)

RENESAS

Port	Description	Extended Mode (EXPE = 1)		Single-Chip Mode (EXPE = 0)	Feature of I/O
Port 5	General I/O port multiplexed with interrupt input, PWMX output, SCI_1, SCI_3, and SCIF I/O	P57/$\overline{\text{IRQ15}}$/PWX1 P56/$\overline{\text{IRQ14}}$/PWX0 P55/$\overline{\text{IRQ13}}$/RxD3 P54/$\overline{\text{IRQ12}}$/TxD3 P53/$\overline{\text{IRQ11}}$/RxD1 P52/$\overline{\text{IRQ10}}$/TxD1 P51/$\overline{\text{IRQ9}}$/RxDF P50/$\overline{\text{IRQ8}}$/TxDF		Same as left	
Port 6	General I/O port multiplexed with SCIF control I/O and bidirectional data bus I/O	P67/DB7 P66/DB6 P65/DB5/$\overline{\text{RTS}}$ P64/DB4/$\overline{\text{CTS}}$ P63/DB3 P62/DB2 P61/DB1 P60/DB0	D7* D6* D5* D4* D3* D2* D1* D0*	P67/DB7 P66/DB6 P65/DB5/$\overline{\text{RTS}}$ P64/DB4/$\overline{\text{CTS}}$ P63/DB3 P62/DB2 P61/DB1 P60/DB0	Built-in input pull-up MOS
Port 7	General input port multiplexed with A/D converter analog input and interrupt input	P77/$\overline{\text{ExIRQ7}}$/AN7 P76/$\overline{\text{ExIRQ6}}$/AN6 P75/$\overline{\text{ExIRQ5}}$/AN5 P74/$\overline{\text{ExIRQ4}}$/AN4 P73/$\overline{\text{ExIRQ3}}$/AN3 P72/$\overline{\text{ExIRQ2}}$/AN2 P71/$\overline{\text{ExIRQ1}}$/AN1 P70/$\overline{\text{ExIRQ0}}$/AN0		Same as left	
Port 8	General I/O port multiplexed with A/D converter external trigger input, interrupt input, SCI_1 and SCI_3 clock I/O, and IIC_0 and IIC_1 I/O	P87/$\overline{\text{ExIRQ15}}$/ADTRG P86/$\overline{\text{ExIRQ14}}$ P85/$\overline{\text{ExIRQ13}}$/SCK1 P84/$\overline{\text{ExIRQ12}}$/SCK3		Same as left	
		P83/$\overline{\text{ExIRQ11}}$/SDA1 P82/$\overline{\text{ExIRQ10}}$/SCL1 P81/$\overline{\text{ExIRQ9}}$/SDA0 P80/$\overline{\text{ExIRQ8}}$/SCL0		Same as left	NMOS push-pull output

RENESAS

Port	Description	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Feature of I/O
Port 9	General I/O port multiplexed with bus control I/O, system clock output, and external subclock input	P97/$\overline{\text{WAIT}}$/$\overline{\text{CS256}}$ P96/ϕ/EXCL $\overline{\text{AS}}$/$\overline{\text{IOS}}$ $\overline{\text{HWR}}$/$\overline{\text{WR}}$ $\overline{\text{RD}}$ P92/$\overline{\text{HBE}}$ P91/$\overline{\text{AH}}$ P90/$\overline{\text{LWR}}$/$\overline{\text{LBE}}$	P97 P96/ϕ/EXCL P95 P94 P93 P92 P91 P90	
Port A	General I/O port multiplexed with DTC event counter input and address output	PA7/EVENT7/A23 PA6/EVENT6/A22 PA5/EVENT5/A21 PA4/EVENT4/A20 PA3/EVENT3/A19 PA2/EVENT2/A18 PA1/EVENT1/A17 PA0/EVENT0/A16	PA7/EVENT7 PA6/EVENT6 PA5/EVENT5 PA4/EVENT4 PA3/EVENT3 PA2/EVENT2 PA1/EVENT1 PA0/EVENT0	Built-in input pull-up MOS
Port B	General I/O port multiplexed with DTC event counter input	PB7/EVENT15 PB6/EVENT14 PB5/EVENT13 PB4/EVENT12 PB3/EVENT11 PB2/EVENT10 PB1/EVENT9 PB0/EVENT8	Same as left	
Port C	General I/O port multiplexed with PWMX output and IIC_2, IIC_3, and IIC_4 I/O	PC7/PWX3 PC6/PWX2	Same as left	
		PC5/SDA4 PC4/SCL4 PC3/SDA3 PC2/SCL3 PC1/SDA2 PC0/SCL2	Same as left	NMOS push-pull output

RENESAS

Port	Description	Extended Mode (EXPE = 1)	Single-Chip Mode (EXPE = 0)	Feature of I/O
Port D	General I/O port multiplexed with LPC I/O and IIC_5 I/O	PD7/SDA5 PD6/SCL5	Same as left	NMOS push-pull output
		PD5/$\overline{\text{LPCPD}}$ PD4/$\overline{\text{CLKRUN}}$ PD3/GA20 PD2/$\overline{\text{PME}}$ PD1/$\overline{\text{LSMI}}$ PD0/LSCI	Same as left	Built-in input pull-up MOS
Port E	General I/O port multiplexed with LPC I/O	PE7/SERIRQ PE6/LCLK PE5/$\overline{\text{LRESET}}$ PE4/$\overline{\text{LFRAME}}$ PE3/LAD3 PE2/LAD2 PE1/LAD1 PE0/LAD0	Same as left	
Port F	General I/O port	PF3/RS11 PF2/RS10 PF1/RS9 PF0/RS8	Same as left	

Note: * Available when configured for 16-bit data bus.

8.1   Port 1

Port 1 is an 8-bit I/O port. Port 1 pins can also function as the address bus and address-data multiplex bus pins. The pin functions change according to the operating mode. Port 1 has the following registers.

- Port 1 data direction register (P1DDR)
- Port 1 data register (P1DR)
- Port 1 pull-up MOS control register (P1PCR)

8.1.1   Port 1 Data Direction Register (P1DDR)

The individual bits of P1DDR specify input or output for the pins of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DDR	0	W	• Normal extended mode (ADMXE = 0)
6	P16DDR	0	W	When set to 1, the corresponding pins function as address output pins; when cleared to 0, function as input port pins.
5	P15DDR	0	W	
4	P14DDR	0	W	• Address-data multiplex extended mode (ADMXE = 1)
3	P13DDR	0	W	
2	P12DDR	0	W	These bits correspond to the AD7 to AD0 pins of the address-data multiplex bus.
1	P11DDR	0	W	
0	P10DDR	0	W	• Single-chip mode
				When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.

RENESAS

8.1.2   Port 1 Data Register (P1DR)

P1DR stores output data for the port 1 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P17DR	0	R/W	P1DR stores output data for the port 1 pins that are used as the general output port.
6	P16DR	0	R/W	
5	P15DR	0	R/W	If this register is read, the P1DR values are read for the bits with the corresponding P1DDR bits set to 1.
4	P14DR	0	R/W	For the bits with the corresponding P1DDR bits
3	P13DR	0	R/W	cleared to 0, the pin states are read.
2	P12DR	0	R/W	
1	P11DR	0	R/W	
0	P10DR	0	R/W	

8.1.3   Port 1 Pull-Up MOS Control Register (P1PCR)

P1PCR controls the port 1 built-in input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P17PCR	0	R/W	When the pins are in the input state, the corresponding input pull-up MOS is turned on when a P1PCR bit is set to 1.
6	P16PCR	0	R/W	
5	P15PCR	0	R/W	
4	P14PCR	0	R/W	Do not change the initial value when using the address-data multiplex extended bus mode.
3	P13PCR	0	R/W	
2	P12PCR	0	R/W	
1	P11PCR	0	R/W	
0	P10PCR	0	R/W	

8.1.4   Pin Functions

The relationship between the register settings and the pin function is shown below.

(1)   Extended Mode (EXPE = 1)

The pin function is switched as shown below according to the P1nDDR bit.

P1nDDR	0			1		
ADMXE	0	1		0	1	
ABW, ABW256	X	Either bit is 0 (8/16-bit bus)	Both bits are 1 (8-bit bus)	X	Either bit is 0 (8/16-bit bus)	Both bits are 1 (8-bit bus)
Pin function	P1n input pin	ADn input/output pin	P1n input pin	An output pin	Setting prohibited	P1n output pin

[Legend]   n = 7 to 0, X: Don't care.

(2)   Single-Chip Mode (EXPE = 0)

The pin function is switched as shown below according to the P1nDDR bit.

P1nDDR	0	1
Pin function	P1n input pin	P1n output pin

[Legend]   n = 7 to 0

8.1.5   Port 1 Input Pull-Up MOS

Port 1 has built-in input pull-up MOSs that can be controlled by software. The input pull-up MOS can be used regardless of the operating mode. Table 8.2 summarizes the input pull-up MOS states.

Table 8.2   Port 1 Input Pull-Up MOS States

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Off	Off	On/Off	On/Off

[Legend]
Off: Always off.
On/Off: On when P1DDR = 0 and P1PCR = 1; otherwise off.

RENESAS

8.2   Port 2

Port 2 is an 8-bit I/O port. Port 2 pins can also function as the address bus and address-data multiplex bus pins. The pin functions change according to the operating mode. Port 2 has the following registers.

- Port 2 data direction register (P2DDR)
- Port 2 data register (P2DR)
- Port 2 pull-up MOS control register (P2PCR)

8.2.1   Port 2 Data Direction Register (P2DDR)

The individual bits of P2DDR specify input or output for the pins of port 2.

Bit	Bit Name	Initial Value	R/W	Description
7	P27DDR	0	W	• Normal extended mode (ADMXE = 0)
6	P26DDR	0	W	When set to 1, the corresponding pins function as address output pins; when cleared to 0, function as input port pins.
5	P25DDR	0	W	
4	P24DDR	0	W	The address output pins used are in accord with the settings of the IOSE and CS256E bits of SYSCR.
3	P23DDR	0	W	
2	P22DDR	0	W	
1	P21DDR	0	W	• Address-data multiplex extended mode (ADMXE = 1)
0	P20DDR	0	W	These bits correspond to the AD15 to AD8 pins of the address-data multiplex bus.
				• Single-chip mode
				When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.

RENESAS

8.2.2   Port 2 Data Register (P2DR)

P2DR stores output data for the port 2 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P27DR	0	R/W	P2DR stores output data for the port 2 pins that are used as the general output port.
6	P26DR	0	R/W	
5	P25DR	0	R/W	If this register is read, the P2DR values are read for the bits with the corresponding P2DDR bits set to 1. For the bits with the corresponding P2DDR bits cleared to 0, the pin states are read.
4	P24DR	0	R/W	
3	P23DR	0	R/W	
2	P22DR	0	R/W	
1	P21DR	0	R/W	
0	P20DR	0	R/W	

8.2.3   Port 2 Pull-Up MOS Control Register (P2PCR)

P2PCR controls the port 2 built-in input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P27PCR	0	R/W	When the pins are in the input state, the corresponding input pull-up MOS is turned on when a P2PCR bit is set to 1.
6	P26PCR	0	R/W	
5	P25PCR	0	R/W	Do not change the initial value when using the address-data multiplex extended mos mode.
4	P24PCR	0	R/W	
3	P23PCR	0	R/W	
2	P22PCR	0	R/W	
1	P21PCR	0	R/W	
0	P20PCR	0	R/W	

RENESAS

8.2.4   Pin Functions

The relationship between the register settings and the pin function is shown below.

(1)   Extended Mode (EXPE = 1)

The pin function is switched as shown below according to the combination of the CS256E and IOSE bits in SYSCR, the ADFULLE bit in BCR2 of the BSC, and the P2nDDR bit. Address 11 in the table below is expressed by the following logical expression.

Address 11 = 1: $\overline{\text{ADFULLE}} \bullet \overline{\text{CS256E}} \bullet \text{IOSE}$

P2nDDR	0		1		
ADMXE	0	1	0		1
Address 11	X	X	0	1	X
Pin function	P2n input pin	ADm input/output pin	Am output pin	P2n output pin	ADm input/output pin

[Legend]   m = 15 to 11, n = 7 to 3, X: Don't care.

P2nDDR	0		1	
ADMXE	0	1	0	1
Pin function	P2n input pin	ADm input/output pin	Am output pin	ADm input/output pin

[Legend]   m = 10 to 8, n = 2 to 0

(2)   Single-Chip Mode (EXPE = 0)

The pin function is switched as shown below according to the P2nDDR bit.

P2nDDR	0	1
Pin function	P2n input pin	P2n output pin

[Legend]   n = 7 to 0

8.2.5   Port 2 Input Pull-Up MOS

Port 2 has built-in input pull-up MOSs that can be controlled by software. The input pull-up MOS can be used regardless of the operating mode. Table 8.3 summarizes the input pull-up MOS states.

Table 8.3   Port 2 Input Pull-Up MOS States

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Off	Off	On/Off	On/Off

[Legend]

Off: Always off.

On/Off: On when P2DDR = 0 and P2PCR = 1; otherwise off.

8.3   Port 3

Port 3 is an 8-bit I/O port. Port 3 pins can also function as the bidirectional data bus and de-bounced input pins. The pin functions change according to the operating mode. Port 3 has the following registers.

- Port 3 data direction register (P3DDR)
- Port 3 data register (P3DR)
- Port 3 pull-up MOS control register (P3PCR)

8.3.1   Port 3 Data Direction Register (P3DDR)

The individual bits of P3DDR specify input or output for the port 3 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P37DDR	0	W	• Normal extended mode (ADMXE = 0)
6	P36DDR	0	W	The pins function as bidirectional data bus pins.
5	P35DDR	0	W	• Other modes
4	P34DDR	0	W	When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.
3	P33DDR	0	W	
2	P32DDR	0	W	
1	P31DDR	0	W	
0	P30DDR	0	W	

8.3.2   Port 3 Data Register (P3DR)

P3DR stores output data for the port 3 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P37DR	0	R/W	• Normal extended mode (ADMXE = 0)
6	P36DR	0	R/W	Since the port 3 pins function as bidirectional data bus pins, the value of this register has no effect on operation.
5	P35DR	0	R/W	
4	P34DR	0	R/W	If this register is read, the P3DR values are read for the bits with the corresponding P3DDR bits set to 1. For the bits with the corresponding P3DDR bits cleared to 0, 1 is read.
3	P33DR	0	R/W	
2	P32DR	0	R/W	
1	P31DR	0	R/W	• Other modes
0	P30DR	0	R/W	P3DR stores output data for the port 3 pins that are used as the general output port.
				If this register is read, the P3DR values are read for the bits with the corresponding P3DDR bits set to 1. For the bits with the corresponding P3DDR bits cleared to 0, the pin states are read.

8.3.3   Port 3 Pull-Up MOS Control Register (P3PCR)

P3PCR controls the port 3 built-in input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P37PCR	0	R/W	• Normal extended mode (ADMXE = 0)
6	P36PCR	0	R/W	This register has no effect on operation.
5	P35PCR	0	R/W	• Other modes
4	P34PCR	0	R/W	When the pins are in the input state, the corresponding input pull-up MOS is turned on when a P3PCR bit is set to 1.
3	P33PCR	0	R/W	
2	P32PCR	0	R/W	
1	P31PCR	0	R/W	
0	P30PCR	0	R/W	

RENESAS

8.3.4   Pin Functions

(1)   Normal Extended Mode

Port 3 pins are automatically set to function as bidirectional data bus pins.

(2)   Address-Data Multiplex Extended Mode

The operation is the same as that in single-chip mode.

(3)   Single-Chip Mode

The pin function is switched as shown below according to the P3nDDR bit.

P3nDDR	0	1
Pin function	P3n input pin	P3n output pin

[Legend] n = 7 to 0

8.3.5   Port 3 Input Pull-Up MOS

Port 3 has built-in input pull-up MOSs that can be controlled by software. The input pull-up MOS can be used in single-chip mode and address-data multiplex extended mode. Table 8.4 summarizes the input pull-up MOS states.

Table 8.4   Port 3 Input Pull-Up MOS States

Mode	Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Normal extended mode (EXPE = 1, ADMXE = 0)	Off	Off	Off	Off
Single-chip mode (EXPE = 0)	Off	Off	On/Off	On/Off
Address-data multiplex extended mode (EXPE = 1, ADMXE = 1)				

[Legend]
Off: Always off.
On/Off: On when input state and P3PCR = 1; otherwise off.

8.4   Port 4

Port 4 is an 8-bit I/O port. Port 4 pins can also function as the external interrupt input pins. Port 4 has the following registers.

- Port 4 data direction register (P4DDR)
- Port 4 data register (P4DR)
- Port 4 pull-up MOS control register (P4PCR)

8.4.1   Port 4 Data Direction Register (P4DDR)

The individual bits of P4DDR specify input or output for the port 4 pins. P4DDR is initialized only by a system reset, and retains the value even if an internal reset signal of the WDT is generated.

Bit	Bit Name	Initial Value	R/W	Description
7	P47DDR	0	W	The corresponding pins function as output port when the P4DDR bits are set to 1, and as input port when cleared to 0.
6	P46DDR	0	W	
5	P45DDR	0	W	
4	P44DDR	0	W	
3	P43DDR	0	W	
2	P42DDR	0	W	
1	P41DDR	0	W	
0	P40DDR	0	W	

8.4.2   Port 4 Data Register (P4DR)

P4DR stores output data for the port 4 pins. P4DR is initialized only by a system reset, and retains the value even if an internal reset signal of the WDT is generated.

Bit	Bit Name	Initial Value	R/W	Description
7	P47DR	0	R/W	These bits store output data for the port 4 pins that are used as the general output port.
6	P46DR	0	R/W	
5	P45DR	0	R/W	If this register is read, the P4DR values are read for the bits with the corresponding P4DDR bits set to 1. For the bits with the corresponding P4DDR bits cleared to 0, the pin states are read.
4	P44DR	0	R/W	
3	P43DR	0	R/W	
2	P42DR	0	R/W	
1	P41DR	0	R/W	
0	P40DR	0	R/W	

8.4.3   Port 4 Pull-Up MOS Control Register (P4PCR)

P4PCR controls the port 4 built-in input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P47PCR	0	R/W	When the pins are in the input state, the corresponding input pull-up MOS is turned on when a P4PCR bit is set to 1.
6	P46PCR	0	R/W	
5	P45PCR	0	R/W	
4	P44PCR	0	R/W	
3	P43PCR	0	R/W	
2	P42PCR	0	R/W	
1	P41PCR	0	R/W	
0	P40PCR	0	R/W	

8.4.4 Pin Functions

The relationship between register setting values and pin functions are as follows.

The pin function is switched as shown below according to the P4nDDR bit. When the ISSn bit in ISSR is cleared to 0 and the IRQnE bit in IER of the interrupt controller is set to 1, the pin can be used as the $\overline{\text{IRQn}}$ input pin. To use as the $\overline{\text{IRQn}}$ input pin, clear the P4nDDR bit to 0.

P4nDDR	0	1
Pin function	P4n input pin	P4n output pin
	$\overline{\text{IRQn}}$ input pin	

[Legend] n = 7 to 0

8.5   Port 5

Port 5 is an 8-bit I/O port. Port 5 pins can also function as the SCIF and SCI_1 input/output, bus control output, system clock output, external subclock input, and interrupt input pins. Port 5 has the following registers.

- Port 5 data direction register (P5DDR)
- Port 5 data register (P5DR)

8.5.1   Port 5 Data Direction Register (P5DDR)

The individual bits of P5DDR specify input or output for the port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P57DDR	0	W	If port 5 pins are specified for use as the general I/O port, the corresponding pins function as output port when the P5DDR bits are set to 1, and as input port when cleared to 0.
6	P56DDR	0	W	
5	P55DDR	0	W	
4	P54DDR	0	W	
3	P53DDR	0	W	
2	P52DDR	0	W	
1	P51DDR	0	W	
0	P50DDR	0	W	

8.5.2   Port 5 Data Register (P5DR)

P5DR stores output data for the port 5 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P57DR	0	R/W	P5DR stores output data for the port 5 pins that are used as the general output port.
6	P56DR	0	R/W	
5	P55DR	0	R/W	If this register is read, the P5DR values are read for the bits with the corresponding P5DDR bits set to 1.
4	P54DR	0	R/W	For the bits with the corresponding P5DDR bits cleared to 0, the pin states are read.
3	P53DR	0	R/W	
2	P52DR	0	R/W	
1	P51DR	0	R/W	
0	P50DR	0	R/W	

8.5.3   Pin Functions

Port 5 pins can operate as the PWMX output, SCI_1, SCI_3, and SCIF input/output, or general I/O port pins. The relationship between register setting values and pin functions are as follows.

- P57/$\overline{\text{IRQ15}}$/PWX1

   The pin function is switched as shown below according to the combination of the OEB bit in DACR of PWMX and the P57DDR bit.

   When the ISS15 bit in ISSR16 is cleared to 0 and the IRQ15E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ15}}$ input pin. To use this pin as the $\overline{\text{IRQ15}}$ input pin, clear the P57DDR bit to 0.

OEB	0		1
P57DDR	0	1	X
Pin function	P57 input pin	P57 output pin	PWX1 output pin
	$\overline{\text{IRQ15}}$ input pin		

[Legend]   X: Don't care.

RENESAS

- P56/$\overline{\text{IRQ14}}$/PWX0

    The pin function is switched as shown below according to the combination of the OEA bit in DACR of PWMX and the P56DDR bit.

    When the ISS14 bit in ISSR16 is cleared to 0 and the IRQ14E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ14}}$ input pin. To use this pin as the $\overline{\text{IRQ14}}$ input pin, clear the P56DDR bit to 0.

OEA	0		1
P56DDR	0	1	X
Pin function	P56 input pin	P56 output pin	PWX0 output pin
	$\overline{\text{IRQ14}}$ input pin		

[Legend]   X: Don't care.

- P55/$\overline{\text{IRQ13}}$/RxD3

    The pin function is switched as shown below according to the combination of the RE bit in SCR and the SMIF bit in SCMR of SCI_3, and the P55DDR bit.

    When the ISS13 bit in ISSR16 is cleared to 0 and the IRQ13E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ13}}$ input pin. To use this pin as the $\overline{\text{IRQ13}}$ input pin, clear the P55DDR bit to 0.

RE	0		1	
SMIF	0			1
P55DDR	0	1	X	
Pin function	P55 input pin	P55 output pin	RxD3 input pin	RxD3 input/output pin
	$\overline{\text{IRQ13}}$ input pin			

[Legend]   X: Don't care.

- P54/$\overline{\text{IRQ12}}$/TxD3

  The pin function is switched as shown below according to the combination of the TE bit in SCR and the SMIF bit in SCMR of SCI_3, and the P54DDR bit.

  When the ISS12 bit in ISSR16 is cleared to 0 and the IRQ12E bit in IER16 of the interrupt controller is set to 1 this pin can be used as the $\overline{\text{IRQ12}}$ input pin. To use this pin as the $\overline{\text{IRQ12}}$ input pin, clear the P54DDR bit to 0.

TE	0	X	0	X	1
SMIF	0	1	0	1	0
P54DDR	0		1		X
Pin function	P54 input pin		P54 output pin		TxD3 output pin
	$\overline{\text{IRQ12}}$ input pin				

[Legend]   X: Don't care.

- P53/$\overline{\text{IRQ11}}$/RxD1

  The pin function is switched as shown below according to the combination of the RE bit in SCR and the SMIF bit in SCMR of SCI_1, and the P53DDR bit.

  When the ISS11 bit in ISSR16 is cleared to 0 and the IRQ11E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ11}}$ input pin. To use as the $\overline{\text{IRQ11}}$ input pin, clear the P53DDR bit to 0.

RE	0			1
SMIF	0			1
P53DDR	0	1	X	
Pin function	P53 input pin	P53 output pin	RxD1 input pin	RxD3 input/output pin
	$\overline{\text{IRQ11}}$ input pin			

[Legend] X: Don't care.

RENESAS

- P52/$\overline{\text{IRQ10}}$/TxD1

    The pin function is switched as shown below according to the combination of the TE bit in SCR and the SMIF bit in SCMR of SCI_1, and the P52DDR bit.

    When the ISS10 bit in ISSR16 is cleared to 0 and the IRQ10E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ10}}$ input pin. To use as the $\overline{\text{IRQ10}}$ input pin, clear the P52DDR bit to 0.

TE	0	X	0	X	1
SMIF	0	1	0	1	0
P52DDR	0		1		X
Pin function	P52 input pin		P52 output pin		TxD1 output pin
	$\overline{\text{IRQ10}}$ input pin				

[Legend] X: Don't care.

- P51/$\overline{\text{IRQ9}}$/RxDF

    The pin function is switched as shown below according to the combination of the enable/disable setting of the SCIF and the P51DDR bit.

    When the ISS9 bit in ISSR16 is cleared to 0 and the IRQ9E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ9}}$ input pin. To use as the $\overline{\text{IRQ9}}$ input pin, clear the P51DDR bit to 0.

SCIF	Disabled		Enabled
P51DDR	0	1	X
Pin function	P51 input pin	P51 output pin	RxDF input pin
	$\overline{\text{IRQ9}}$ input pin		

[Legend] X: Don't care.

RENESAS

- P50/$\overline{\text{IRQ8}}$/TxDF

  The pin function is switched as shown below according to the combination of the enable/disable setting of the SCIF and the P50DDR bit.

  When the ISS8 bit in ISSR16 is cleared to 0 and the IRQ8E bit in IER16 of the interrupt controller is set to 1, this pin can be used as the $\overline{\text{IRQ8}}$ input pin. To use as the $\overline{\text{IRQ8}}$ input pin, clear the P50DDR bit to 0.

SCIF	Disabled		Enabled
P50DDR	0	1	X
Pin function	P50 input pin	P50 output pin	TxDF output pin
	$\overline{\text{IRQ8}}$ input pin		

[Legend] X: Don't care.

8.6   Port 6

Port 6 is an 8-bit I/O port. Port 6 pins can also function as the bidirectional data bus and SCIF control input/output pins. The pin functions change according to the operating mode. In addition, port 6 pins can also be used as the extended data bus pins (D7 to D0). Port 6 has the following registers.

- Port 6 data direction register (P6DDR)
- Port 6 data register (P6DR)
- Port 6 pull-up MOS control register (P6PCR)
- Noise canceler enable register (P6NCE)
- Noise canceler mode control register (P6NCMC)
- Noise cancel cycle setting register (NCCS)

8.6.1   Port 6 Data Direction Register (P6DDR)

The individual bits of P6DDR specify input or output for the pins of port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	P67DDR	0	W	• Normal extended mode (16-bit bus)
6	P66DDR	0	W	These bits have no effect on operation.
5	P65DDR	0	W	• Other modes
4	P64DDR	0	W	If port 6 pins are specified for use as the general I/O port, the corresponding pins function as output
3	P63DDR	0	W	port when the P6DDR bits are set to 1, and as
2	P62DDR	0	W	input port when cleared to 0.
1	P61DDR	0	W	
0	P60DDR	0	W	

8.6.2   Port 6 Data Register (P6DR)

P6DR stores output data for the port 6 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P67DR	0	R/W	• Normal extended mode (16-bit data bus)
6	P66DR	0	R/W	Since the corresponding pins function as bidirectional data bus pins, the value in these bits has no effect on operation.
5	P65DR	0	R/W	
4	P64DR	0	R/W	If this register is read, the P6DR values are read for the bits with the corresponding P6DDR bits set to 1. For the bits with the corresponding P6DDR bits cleared to 0, 1 is read.
3	P63DR	0	R/W	
2	P62DR	0	R/W	
1	P61DR	0	R/W	• Other modes
0	P60DR	0	R/W	These bits store output data for the port 6 pins that are used as the general output port.
				If this register is read, the P6DR values are read for the bits with the corresponding P6DDR bits set to 1. For the bits with the corresponding P6DDR bits cleared to 0, the pin states are read.

8.6.3   Port 6 Pull-Up MOS Control Register (P6PCR)

P6PCR controls the port 6 built-in input pull-up MOSs.

Bit	Bit Name	Initial Value	R/W	Description
7	P67PCR	0	R/W	• Normal extended mode (16-bit bus)
6	P66PCR	0	R/W	This register has no effect on operation.
5	P65PCR	0	R/W	• Other modes
4	P64PCR	0	R/W	When the pins are in the input state, the corresponding input pull-up MOS is turned on when a P6PCR bit is set to 1.
3	P23PCR	0	R/W	
2	P62PCR	0	R/W	
1	P61PCR	0	R/W	
0	P60PCR	0	R/W	

RENESAS

8.6.4   Noise Canceler Enable Register (P6NCE)

P6NCE enables or disables the noise canceler circuit at port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	P67NCE	0	R/W	Enables the noise canceler circuit for the corresponding pin and the pin state is fetched into P6DR at the sampling cycle set by NCCS. The operation changes according to the other control bits. See section 8.6.7, Pin Functions, for details.
6	P66NCE	0	R/W	
5	P65NCE	0	R/W	
4	P64NCE	0	R/W	
3	P63NCE	0	R/W	
2	P62NCE	0	R/W	
1	P61NCE	0	R/W	
0	P60NCE	0	R/W	

8.6.5   Noise Canceler Mode Control Register (P6NCMC)

P6NCMC controls whether 1 or 0 is expected for the input signal to port 6 in bit units.

Bit	Bit Name	Initial Value	R/W	Description
7	P67NCMC	0	R/W	1 expected: 1 is stored in the port data register while 1 is input stably. 0 expected: 0 is stored in the port data register while 0 is input stably.
6	P66NCMC	0	R/W	
5	P65NCMC	0	R/W	
4	P64NCMC	0	R/W	
3	P63NCMC	0	R/W	
2	P62NCMC	0	R/W	
1	P61NCMC	0	R/W	
0	P60NCMC	0	R/W	

RENESAS

8.6.6   Noise Canceler Cycle Setting Register (NCCS)

NCCS controls the sampling cycle of the noise cancelers.

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	Undefined	R/W	Reserved
				Undefined value is read from these bits.
2 1 0	NCCK2 NCCK1 NCCK0	0 0 0	R/W R/W R/W	These bits set the sampling cycle of the noise cancelers. When ϕ = 34 MHz 000: 0.06 μs ϕ/2 100: 963.8 μs ϕ/32768 001: 0.94 μs ϕ/32 101: 1.9 ms ϕ/65536 010: 15.1 μs ϕ/512 110: 3.9 ms ϕ/131072 011: 240.9 μs ϕ/8192 111: 7.7 ms ϕ/262144

Figure 8.1   Noise Canceler Circuit

Figure 8.2   Noise Canceler Operation

8.6.7   Pin Functions

(1)   Normal Extended Mode

- 16-bit bus mode

  The operation is automatically set to function as bidirectional data bus pins.
- 8-bit bus mode

  The operation is the same as that in single-chip mode.

(2)   Address-Data Multiplex Extended Mode

The operation is the same as that in single-chip mode.

(3)   Single-Chip Mode

Port 6 pins can operate as the PWMX output, SCIF control input/output, or general I/O port pins. The relationship between register setting values and pin functions are as follows.

- P67/DB15

  The pin function is switched as shown below according to the P67DDR bit and P67NCE bit.

P67DDR	0		1
P67NCE	0	1	X
Pin function	P67 input pin	DB15 input pin	P67 output pin

[Legend] X: Don't care.

- P66/DB14

  The pin function is switched as shown below according to the P66DDR bit and P66NCE bit.

P66DDR	0		1
P66NCE	0	1	X
Pin function	P66 input pin	DB14 input pin	P66 output pin

[Legend] X: Don't care.

- P65/DB13/$\overline{\text{RTS}}$

  The pin function is switched as shown below according to the combination of the enable/disable setting of the SCIF and the P65DDR bit and P65NCE bit.

SCIF	Disabled			Enabled
P65DDR	0		1	X
P65NCE	0	1	X	X
Pin function	P65 input pin	DB13 input pin	P65 output pin	$\overline{\text{RTS}}$ output pin

[Legend] X: Don't care.

- P64/DB12/$\overline{\text{CTS}}$

  The pin function is switched as shown below according to the combination of the enable/disable setting of the SCIF and the P64DDR bit and P64NCE bit.

SCIF	Disabled			Enabled
P64DDR	0		1	X
P64NCE	0	1	X	X
Pin function	P64 input pin	DB12 input pin	P64 output pin	$\overline{\text{CTS}}$ input pin

[Legend] X: Don't care.

RENESAS

- P63/DB11

  The pin function is switched as shown below according to the P63DDR bit and P63NCE bit.

P63DDR	0		1
P63NCE	0	1	X
Pin function	P63 input pin	DB11 input pin	P63 output pin

[Legend] X: Don't care.

- P62/DB10

  The pin function is switched as shown below according to the P62DDR bit and P62NCE bit.

P62DDR	0		1
P62NCE	0	1	X
Pin function	P62 input pin	DB10 input pin	P62 output pin

[Legend] X: Don't care.

- P61/DB9

  The pin function is switched as shown below according to the P61DDR bit and P61NCE bit.

P61DDR	0		1
P61NCE	0	1	X
Pin function	P61 input pin	DB9 input pin	P61 output pin

[Legend] X: Don't care.

- P60/DB8

  The pin function is switched as shown below according to the P60DDR bit and P60NCE bit.

P60DDR	0		1
P60NCE	0	1	X
Pin function	P60 input pin	DB8 input pin	P60 output pin

[Legend] X: Don't care.

8.6.8　Port 6 Input Pull-Up MOS

Port 6 has built-in input pull-up MOSs that can be controlled by software. Table 8.5 summarizes the input pull-up MOS states.

Table 8.5　Port 6 Input Pull-Up MOS States

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Off	Off	On/Off	On/Off

[Legend]
Off:　　Always off.
On/Off: On when P6DDR = 0 and P6PCR = 1; otherwise off.

8.7   Port 7

Port 7 is an 8-bit input port. Port 7 pins can also function as the A/D converter analog input and interrupt input pins. Port 7 has the following register.

- Port 7 input data register (P7PIN)

8.7.1   Port 7 Input Data Register (P7PIN)

P7PIN indicates the states of the port 7 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P77PIN	Undefined*	R	When this register is read, the pin states are read.
6	P76PIN	Undefined*	R	Since this register is allocated to the same address as PBDDR, writing to this register writes data to PBDDR and the port B setting is changed.
5	P75PIN	Undefined*	R	
4	P74PIN	Undefined*	R	
3	P73PIN	Undefined*	R	
2	P72PIN	Undefined*	R	
1	P71PIN	Undefined*	R	
0	P70PIN	Undefined*	R	

Note: *   The initial values are determined in accordance with the pin states of P77 to P70.

RENESAS

8.7.2   Pin Functions

- P77/$\overline{\text{ExIRQ7}}$/AN7

    The pin function is switched as shown below according to the combination of the CH2 to CH0 bits in ADCSR of the A/D converter and the ISS7 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

    Setting the ISS7 bit in ISSR makes the pin to function as the $\overline{\text{ExIRQ7}}$ input pin.

CH2 to CH0	B'111	Other than B'111	
ISS7	0	0	1
Pin function	AN7 input pin	P77 input pin	$\overline{\text{ExIRQ7}}$ input pin

- P76/$\overline{\text{ExIRQ6}}$/AN6

    The pin function is switched as shown below according to the combination of the SCANE bit in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS6 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1		
CH2 to CH0	B'110	Other than B'110		B'110 to B'111	B'000 to B'101	
ISS6	0	0	1	0	0	1
Pin function	AN6 input pin	P76 input pin	$\overline{\text{ExIRQ6}}$ input pin	AN6 input pin	P76 input pin	$\overline{\text{ExIRQ6}}$ input pin

- P75/$\overline{\text{ExIRQ5}}$/AN5

  The pin function is switched as shown below according to the combination of the SCANE bit in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS5 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1		
CH2 to CH0	B'101	Other than B'101		B'101 to B'111	B'000 to B'100	
ISS5	0	0	1	0	0	1
Pin function	AN5 input pin	P75 input pin	$\overline{\text{ExIRQ5}}$ input pin	AN5 input pin	P75 input pin	$\overline{\text{ExIRQ5}}$ input pin

- P74/$\overline{\text{ExIRQ4}}$/AN4

  The pin function is switched as shown below according to the combination of the SCANE bit in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS4 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1		
CH2 to CH0	B'100	Other than B'100		B'100 to B'111	B'000 to B'011	
ISS4	0	0	1	0	0	1
Pin function	AN4 input pin	P74 input pin	$\overline{\text{ExIRQ4}}$ input pin	AN4 input pin	P74 input pin	$\overline{\text{ExIRQ4}}$ input pin

- P73/$\overline{\text{ExIRQ3}}$/AN3

  The pin function is switched as shown below according to the combination of the SCANE and SCANE bits in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS3 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1					
SCANS	X			0			1		
CH2 to CH0	B'011	Other than B'011		B'011	Other than B'011		B'011 to B'111	B'000 to B'010	
ISS3	0	0	1	0	0	1	0	0	1
Pin function	AN3 input pin	P73 input pin	$\overline{\text{ExIRQ3}}$ input pin	AN3 input pin	P73 input pin	$\overline{\text{ExIRQ3}}$ input pin	AN3 input pin	P73 input pin	$\overline{\text{ExIRQ3}}$ input pin

[Legend] X: Don't care.

- P72/$\overline{\text{ExIRQ2}}$/AN2

  The pin function is switched as shown below according to the combination of the SCANE and SCANE bits in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS2 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1					
SCANS	X			0			1		
CH2 to CH0	B'010	Other than B'010		B'010 to B'011	Other than B'010 to B'011		B'010 to B'111	B'000 to B'001	
ISS2	0	0	1	0	0	1	0	0	1
Pin function	AN2 input pin	P72 input pin	$\overline{\text{ExIRQ2}}$ input pin	AN2 input pin	P72 input pin	$\overline{\text{ExIRQ2}}$ input pin	AN2 input pin	P72 input pin	$\overline{\text{ExIRQ2}}$ input pin

[Legend] X: Don't care.

RENESAS

- P71/$\overline{\text{ExIRQ1}}$/AN1

  The pin function is switched as shown below according to the combination of the SCANE and SCANS bits in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS1 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1					
SCANS	X			0			1		
CH2 to CH0	B'001	Other than B'001		B'001 to B'011	Other than B'001 to B'011		B'001 to B'111	B'000	
ISS1	0	0	1	0	0	1	0	0	1
Pin function	AN1 input pin	P71 input pin	$\overline{\text{ExIRQ1}}$ input pin	AN1 input pin	P71 input pin	$\overline{\text{ExIRQ1}}$ input pin	AN1 input pin	P71 input pin	$\overline{\text{ExIRQ1}}$ input pin

[Legend] X: Don't care.

- P70/$\overline{\text{ExIRQ0}}$/AN0

  The pin function is switched as shown below according to the combination of the SCANE and SCANS bits in ADCR and the CH2 to CH0 bits in ADCSR of the A/D converter, and the ISS0 bit in ISSR of the interrupt controller. Do not set these bits to other values than those shown in the following table.

SCANE	0			1				
SCANS	X			0				1
CH2 to CH0	B'000	Other than B'000		B'000 to B'011	Other than B'000 to B'011			B'000 to B'111
ISS0	0	0	1	0	0	1		0
Pin function	AN0 input pin	P70 input pin	$\overline{\text{ExIRQ0}}$ input pin	AN0 input pin	P70 input pin	$\overline{\text{ExIRQ0}}$ input pin		AN0 input pin

[Legend] X: Don't care.

8.8   Port 8

Port 8 is an 8-bit I/O port. Port 8 pins can also function as the A/D converter external trigger input, SCI_1 and SCI_3 input/output, IIC_0 and IIC_1 input/output, and interrupt input pins. Pins 83 to 80 perform the NMOS push-pull output. Port 8 has the following registers.

- Port 8 data direction register (P8DDR)
- Port 8 data register (P8DR)

8.8.1   Port 8 Data Direction Register (P8DDR)

The individual bits of P8DDR specify input or output for the port 8 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P87DDR	0	W	If port 8 pins are specified for use as the general I/O port, the corresponding pins function as output port when the P8DDR bits are set to 1, and as input port when cleared to 0.
6	P86DDR	0	W	
5	P85DDR	0	W	
4	P84DDR	0	W	Since this register is allocated to the same address as PBPIN, states of the port 8 pins are when this register is read.
3	P83DDR	0	W	
2	P82DDR	0	W	
1	P81DDR	0	W	
0	P80DDR	0	W	

8.8.2   Port 8 Data Register (P8DR)

P8DR stores output data for the port 8 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P87DR	0	R/W	P8DR stores output data for the port 8 pins that are used as the general output port.
6	P86DR	0	R/W	
5	P85DR	0	R/W	If this register is read, the P8DR values are read for the bits with the corresponding P8DDR bits set to 1.
4	P84DR	0	R/W	For the bits with the corresponding P8DDR bits cleared to 0, the pin states are read.
3	P83DR	0	R/W	
2	P82DR	0	R/W	
1	P81DR	0	R/W	
0	P80DR	0	R/W	

8.8.3   Pin Functions

The relationship between register setting values and pin functions are as follows.

- P87/$\overline{\text{ExIRQ15}}$/$\overline{\text{ADTRG}}$

  The pin function is switched as shown below according to the P87DDR bit.

  When the TRGS1 and EXTRGS bits are both set to 1 and the TRGS0 bit is cleared to 0 in ADCR of the A/D converter, this pin can be used as the $\overline{\text{ADTRG}}$ input pin.

  When the ISS15 bit in ISSR16 is set to 1, this pin can be used as the $\overline{\text{ExIRQ15}}$ input pin. To use this pin as the $\overline{\text{ExIRQ15}}$ input pin, clear the P87DDR bit to 0.

P87DDR	0	1
Pin function	P87 input pin	P87 output pin
	$\overline{\text{ExIRQ15}}$ input pin/ $\overline{\text{ADTRG}}$ input pin	

- P86/$\overline{\text{ExIRQ14}}$

  The pin function is switched as shown below according to the P86DDR bit.

  When the ISS14 bit in ISSR16 is set to 1, this pin can be used as the $\overline{\text{ExIRQ14}}$ input pin. To use this pin as the $\overline{\text{ExIRQ14}}$ input pin, clear the P86DDR bit to 0.

P86DDR	0	1
Pin function	P86 input pin	P86 output pin
	$\overline{\text{ExIRQ14}}$ input pin	

- P85/$\overline{\text{ExIRQ13}}$/SCK1

  The pin function is switched as shown below according to the combination of the C/$\overline{\text{A}}$ bit in SMR of SCI_1, the CKE1 and CKE0 bits in SCR, and the P85DDR bit.

  When the ISS13 bit in ISSR16 is set to 1, this pin can be used as the $\overline{\text{ExIRQ13}}$ input pin. To use this pin as the $\overline{\text{ExIRQ13}}$ input pin, clear the P85DDR bit to 0.

CKE1	0				1
C/$\overline{\text{A}}$	0			1	X
CKE0	0		1	X	X
P85DDR	0	1	X	X	X
Pin function	P85 input pin	P85 output pin	SCK1 output pin	SCK1 output pin	SCK1 input pin
	$\overline{\text{ExIRQ13}}$ input pin				

[Legend] X: Don't care.

- P84/$\overline{\text{ExIRQ12}}$/SCK3

    The pin function is switched as shown below according to the combination of the C/$\overline{\text{A}}$ bit in SMR of SCI_3, the CKE1 and CKE0 bits in SCR, and the P84DDR bit.

    When the ISS12 bit in ISSR16 is set to 1, this pin can be used as the $\overline{\text{ExIRQ12}}$ input pin. To use this pin as the $\overline{\text{ExIRQ12}}$ input pin, clear the P84DDR bit to 0.

CKE1	0				1
C/$\overline{\text{A}}$	0			1	X
CKE0	0		1	X	X
P84DDR	0	1	X	X	X
Pin function	P84 input pin	P84 output pin	SCK3 output pin	SCK3 output pin	SCK3 input pin
	$\overline{\text{ExIRQ12}}$ input pin				

[Legend] X: Don't care.

- P83/SDA1

    The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_1 and the P83DDR bit.

    When this pin is used as the P83 output pin, the output format is NMOS push-pull output. The output format for SDA1 is NMOS open-drain output, which allows direct bus drive.

ICE	0		1
P83DDR	0	1	X
Pin function	P83 input pin	P83 output pin	SDA1 input/output pin

[Legend] X: Don't care.

RENESAS

- P82/SCL1

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_1 and the P82DDR bit.

  When this pin is used as the P82 output pin, the output format is NMOS push-pull output. The output format for SCL1 is NMOS open-drain output, which allows direct bus drive.

ICE	0		1
P82DDR	0	1	X
Pin function	P82 input pin	P82 output pin	SCL1 input/output pin

[Legend] X: Don't care.

- P81/SDA0

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_0 and the P81DDR bit.

  When this pin is used as the P81 output pin, the output format is NMOS push-pull output. The output format for SDA0 is NMOS open-drain output, which allows direct bus drive.

ICE	0		1
P81DDR	0	1	X
Pin function	P81 input pin	P81 output pin	SDA0 input/output pin

[Legend] X: Don't care.

- P80/SCL0

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of IIC_0 and the P80DDR bit.

  When this pin is used as the P80 output pin, the output format is NMOS push-pull output. The output format for SCL0 is NMOS open-drain output, which allows direct bus drive.

ICE	0		1
P80DDR	0	1	X
Pin function	P80 input pin	P80 output pin	SCL0 input/output pin

[Legend] X: Don't care.

RENESAS

8.9   Port 9

Port 9 is an 8-bit I/O port. Port 9 pins can also function as the bus control input/output and system clock output pins. The pin functions change according to the operating mode. Port 9 has the following registers.

- Port 9 data direction register (P9DDR)
- Port 9 data register (P9DR)

8.9.1   Port 9 Data Direction Register (P9DDR)

The individual bits of P9DDR specify input or output for the port 9 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P97DDR	0	W	[P97DDR, P95DDR to P90DDR]
6	P96DDR	0	W	If port 9 pins are specified for use as the general I/O
5	P95DDR	0	W	port, the corresponding pins function as output port when the P97DDR, and P95DDR to P90DDR bits are
4	P94DDR	0	W	set to 1, and as input port when cleared to 0.
3	P93DDR	0	W	[P96DDR]
2	P92DDR	0	W	The corresponding port 9 pin functions as the system clock output pin (ϕ) when this bit is set to 1, and as
1	P91DDR	0	W	the general I/O port when cleared to 0.
0	P90DDR	0	W	

RENESAS

8.9.2   Port 9 Data Register (P9DR)

P9DR stores output data for the port 9 pins.

Bit	Bit Name	Initial Value	R/W	Description
7	P97DR	0	R/W	P9DR stores output data for the port 9 pins that are used as the general output port.
6	P96DR	Undefined∗	R/W	
5	P95DR	0	R/W	If this register is read, the P9DR values are read for the bits with the corresponding P9DDR bits set to 1.
4	P94DR	0	R/W	For the bits with the corresponding P9DDR bits cleared to 0, the pin states are read.
3	P93DR	0	R/W	
2	P92DR	0	R/W	
1	P91DR	0	R/W	
0	P90DR	0	R/W	

Note: ∗   The initial value is determined in accordance with the pin state of P96.

8.9.3   Pin Functions

The relationship between register setting values and pin functions are as follows.

- P97/$\overline{\text{WAIT}}$/$\overline{\text{CS256}}$

  The pin function is switched as shown below according to the operating mode and the combination of the CS256E bit in SYSCR, the WMS1 bit in WSCR, the WMS21 bit in WSCR2, and the P97DDR bit.

Operating mode	Extended mode				Single-chip mode	
WMS1, WMS21	All 0			Either bit is 1	X	
CS256E	0		1	X	X	
P97DDR	0	1	X	X	0	1
Pin function	P97 input pin	P97 output pin	$\overline{\text{CS256}}$ output pin	$\overline{\text{WAIT}}$ input pin	P97 input pin	P97 output pin

[Legend] X: Don't care.

RENESAS

- P96/φ/EXCL

  The pin function is switched as shown below according to the combination of the EXCLE bit in LPWRCR and the P96DDR bit.

P96DDR	0		1
EXCLE	0	1	X
Pin function	P96 input pin	EXCL input pin	φ output pin

[Legend] X: Don't care.

- P95/$\overline{AS}$/$\overline{IOS}$

  The pin function is switched as shown below according to the operating mode and the combination of the IOSE bit in SYSCR and the P95DDR bit.

Operating mode	Extended mode		Single-chip mode	
P95DDR	X		0	1
IOSE	0	1	X	X
Pin function	$\overline{AS}$ output pin	$\overline{IOS}$ output pin	P95 input pin	P95 output pin

[Legend] X: Don't care.

- P94/$\overline{HWR}$

  The pin function is switched as shown below according to the operating mode and the P94DDR bit.

Operating mode	Extended mode	Single-chip mode	
P94DDR	X	0	1
Pin function	$\overline{HWR}$ output pin	P94 input pin	P94 output pin

[Legend] X: Don't care.

- P93

  The pin function is switched as shown below according to the operating mode and the P93DDR bit.

Operating mode	Extended mode	Single-chip mode	
P93DDR	X	0	1
Pin function	$\overline{\text{RD}}$ output pin	P93 input pin	P93 output pin

[Legend] X: Don't care.

- P92/$\overline{\text{HBE}}$

  The pin function is switched as shown below according to the operating mode, the OBE bit in PTCNT0, and the P92DDR bit.

Operating mode	Extended mode			Single-chip mode	
OBE	0		1	X	
P92DDR	0	1	X	0	1
Pin function	P92 input pin	P92 output pin	$\overline{\text{HBE}}$ output pin	P92 input pin	P92 output pin

[Legend] X: Don't care.

- P91/$\overline{\text{AH}}$

  The pin function is switched as shown below according to the operating mode, the ADMXE bit in SYSCR2, and the P91DDR bit.

Operating mode	Extended mode			Single-chip mode	
ADMXE	0		1	X	
P91DDR	0	1	X	0	1
Pin function	P91 input pin	P91 output pin	$\overline{\text{AH}}$ output pin	P91 input pin	P91 output pin

[Legend] X: Don't care.

- P90/$\overline{\text{LWR}}$/$\overline{\text{LBE}}$

  The pin function is switched as shown below according to the operating mode, the ABW and ABW256 bits in WSCR, the OBE bit in PTCNT0, and the P90DDR bit.

Operating mode	Extended mode				Single-chip mode	
ABW, ABW256	All 1		Either bit is 0		X	
OBE	0			1	X	
P90DDR	0	1	X		0	1
Pin function	P90 input pin	P90 output pin	$\overline{\text{LWR}}$ output pin	$\overline{\text{LBE}}$ output pin	P90 input pin	P90 output pin

[Legend] X: Don't care.

8.10 Port A

Port A is an 8-bit I/O port. Port A pins can also function as the address output and event counter input pins. Port A has the following registers. PADDR and PAPIN are allocated to the same address.

- Port A data direction register (PADDR)
- Port A output data register (PAODR)
- Port A input data register (PAPIN)

8.10.1 Port A Data Direction Register (PADDR)

The individual bits of PADDR specify input or output for the port A pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7DDR	0	W	When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.
6	PA6DDR	0	W	
5	PA5DDR	0	W	As the address of this register is the same as that of PAPIN, reading from this register indicates the state of port A.
4	PA4DDR	0	W	
3	PA3DDR	0	W	
2	PA2DDR	0	W	
1	PA1DDR	0	W	
0	PA0DDR	0	W	

RENESAS

8.10.2   Port A Output Data Register (PAODR)

PAODR stores output data for the port A pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7ODR	0	R/W	PAODR stores output data for the port A pins that are used as the general output port.
6	PA6ODR	0	R/W	
5	PA5ODR	0	R/W	
4	PA4ODR	0	R/W	
3	PA3ODR	0	R/W	
2	PA2ODR	0	R/W	
1	PA1ODR	0	R/W	
0	PA0ODR	0	R/W	

8.10.3   Port A Input Data Register (PAPIN)

PAPIN indicates the states of the port A pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PA7PIN	Undefined*	R	Pin states are read from this register. As the address of this register is the same as that of PADDR, writing to this register changes the settings of port A, that have been written to PADDR.
6	PA6PIN	Undefined*	R	
5	PA5PIN	Undefined*	R	
4	PA4PIN	Undefined*	R	
3	PA3PIN	Undefined*	R	
2	PA2PIN	Undefined*	R	
1	PA1PIN	Undefined*	R	
0	PA0PIN	Undefined*	R	

Note: The initial values are determined in accordance with the pin states of PA7 to PA0.

RENESAS

8.10.4   Pin Functions

The relationship between the operating mode, register setting values, and pin functions are as follows.

(1)   Normal Extended Mode

Port A pins can function as address output, interrupt input, event counter input, or I/O port pins, and input or output can be specified in bit units.

Address 18 and address 13 in the following tables are expressed by the following logical expressions according to the control bits of the bus controller or other module.

Address 18 = 1: $\overline{\text{ADFULLE}}$

Address 13 = 1: $\overline{\text{ADFULLE}} \bullet \overline{\text{CS256E}} \bullet \text{IOSE}$

- PA7/EVENT7/A23, PA6/EVENT6/A22, PA5/EVENT5/A21,
  PA4/EVENT4/A20, PA3/EVENT3/A19, PA2/EVENT2/A18

  The pin function is switched as shown below according to the setting of address 18 and the PAnDDR bit.

  When using the pin as an EVENT input pin, clear the PAnDDR bit to 0. Though the settings for the EVENT input pin have been made, set the PAnDDR bit to 1 when using the pin as the PAn or Am output pin.

PAnDDR	0	1	1
Address 18	1		
Pin function	PAn input pin	PAn output pin	Am output pin
	EVENTn input pin		

[Legend]   n = 7 to 2, m = 23 to 18

RENESAS

- PA1/EVENT1/A17, PA0/EVENT0/A16

  The pin function is switched as shown below according to the setting of address 13 and the PAnDDR bit.

  When using the pin as an EVENT input pin, clear the PAnDDR bit to 0. Though the settings for the EVENT input pin have been made, set the PAnDDR bit to 1 when using the pin as the PAn or Am output pin.

PAnDDR	0		1	
Address 13	1			0
Pin function	PAn input pin	PAn output pin	Am output pin
	EVENTn input pin			

[Legend]   n = 1, 0; m = 17, 16

(2)   Single-Chip Mode and Address-Data Multiplex Extended Mode

Port A pins can function as the event counter input pins.

- PA7/EVENT7, PA6/EVENT6, PA5/EVENT5, PA4/EVENT4, PA3/EVENT3, PA2/EVENT2, PA1/EVENT1, PA0/EVENT0

  The pin function is switched as shown below according to the PAnDDR bit.

  Though the settings for the EVENT input pin have been made, set the PAnDDR bit to 1 to use the pin as the PAn output pin.

PAnDDR	0	1
Pin function	PAn input pin	PAn output pin
	EVENTn input pin	

[Legend]   n = 7 to 0

8.10.5   Input Pull-Up MOS

Port A has built-in input pull-up MOSs that can be controlled by software. This input pull-up MOS can be used in any operating mode, and can be specified as on or off on a bit-by-bit basis.

PAnDDR	0		1
PAnODR	1	0	X
PAn pull-up MOS	ON	OFF	OFF

[Legend]   n = 7 to 0, X: Don't care.

The input pull-up MOS is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.6 summarizes the input pull-up MOS states.

Table 8.6   Input Pull-Up MOS States

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Off	Off	On/Off	On/Off

[Legend]
Off: Always off.
On/Off: On when PADDR = 0 and PAODR = 1; otherwise off.

RENESAS

8.11   Port B

Port B is an 8-bit I/O port. Port B pins can also function as the event counter input pins. Port B has the following registers.

- Port B data direction register (PBDDR)
- Port B output data register (PBODR)
- Port B input data register (PBPIN)

8.11.1   Port B Data Direction Register (PBDDR)

The individual bits of PBDDR specify input or output for the pins of port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7DDR	0	W	When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.
6	PB6DDR	0	W	
5	PB5DDR	0	W	
4	PB4DDR	0	W	
3	PB3DDR	0	W	
2	PB2DDR	0	W	
1	PB1DDR	0	W	
0	PB0DDR	0	W	

8.11.2   Port B Output Data Register (PBODR)

PBODR stores output data for the port B pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7DR	0	R/W	PBODR stores output data for the port B pins that are
6	PB6DR	0	R/W	used as the general output port.
5	PB5DR	0	R/W	
4	PB4DR	0	R/W	
3	PB3DR	0	R/W	
2	PB2DR	0	R/W	
1	PB1DR	0	R/W	
0	PB0DR	0	R/W	

8.11.3   Port B Input Data Register (PBPIN)

PBPIN indicates the states of the port B pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7PIN	Undefined*	R	When this register is read, the pin states are read.
6	PB6PIN	Undefined*	R	Since this register is allocated to the same address as
5	PB5PIN	Undefined*	R	P8DDR, writing to this register writes data to P8DDR and the port 8 setting is changed.
4	PB4PIN	Undefined*	R	
3	PB3PIN	Undefined*	R	
2	PB2PIN	Undefined*	R	
1	PB1PIN	Undefined*	R	
0	PB0PIN	Undefined*	R	

Note: *   The initial values are determined in accordance with the pin states of PB7 to PB0.

RENESAS

8.11.4   Pin Functions

- PB7/EVENT15, PB6/EVENT14, … , PB0/EVENT8

  The pin function is switched as shown below according to the PBnDDR bit. When using this pin as the EVENT input pin, clear the PBnDDR bit to 0.

PBnDDR	0		1
Event counter	Disabled	Enabled	X
Pin function	PBn input pin	EVENTm input pin	PBn output pin

[Legend]   n = 7 to 0, m = 15 to 8,

X: Don't care.

Note: * See section 7.3, DTC Event Counter, for the event counter settings.

RENESAS

8.12   Port C

Port C is an 8-bit I/O port. Port C pins can also function as the PWMX output, and IIC_2, IIC_3, and IIC_4 input/output pins. The output format of ports C0 to C5 is NMOS push-pull output. Port C has the following registers.

- Port C data direction register (PCDDR)
- Port C output data register (PCODR)
- Port C input data register (PCPIN)

8.12.1   Port C Data Direction Register (PCDDR)

The individual bits of PCDDR specify input or output for the port C pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7DDR	0	W	When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.
6	PC6DDR	0	W	
5	PC5DDR	0	W	Since this register is allocated to the same address as PCPIN, states of the port C pins are returned when this register is read.
4	PC4DDR	0	W	
3	PC3DDR	0	W	
2	PC2DDR	0	W	
1	PC1DDR	0	W	
0	PC0DDR	0	W	

RENESAS

8.12.2   Port C Output Data Register (PCODR)

PCODR stores output data for the port C pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7ODR	0	R/W	The PCODR register stores the output data for the pins that are used as the general output port.
6	PC6ODR	0	R/W	
5	PC5ODR	0	R/W	
4	PC4ODR	0	R/W	
3	PC3ODR	0	R/W	
2	PC2ODR	0	R/W	
1	PC1ODR	0	R/W	
0	PC0ODR	0	R/W	

8.12.3   Port C Input Data Register (PCPIN)

PCPIN indicates the pin states of port C.

Bit	Bit Name	Initial Value	R/W	Description
7	PC7PIN	Undefined*	R	When this register is read, the pin states are read. Since this register is allocated to the same address as PCDDR, writing to this register writes data to PCDDR and the port C setting is changed.
6	PC6PIN	Undefined*	R	
5	PC5PIN	Undefined*	R	
4	PC4PIN	Undefined*	R	
3	PC3PIN	Undefined*	R	
2	PC2PIN	Undefined*	R	
1	PC1PIN	Undefined*	R	
0	PC0PIN	Undefined*	R	

Note: The initial values are determined in accordance with the states of PC7 to PC0 pins.

RENESAS

8.12.4   Pin Functions

Port C pins can also function as the PWMX output and IIC_2, IIC_3, and IIC_4 input/output pins. The relationship between register setting values and pin functions are as follows.

- PC7/PWX3

    The pin function is switched as shown below according to the combination of the OEB bit in DACR of the PWMX and the PC7DDR bit.

OEB	0		1
PC7DDR	0	1	X
Pin function	PC7 input pin	PC7 output pin	PWX3 output pin

[Legend] X: Don't care.

- PC6/PWX2

    The pin function is switched as shown below according to the combination of the OEA bit in DACR of the PWMX and the PC6DDR bit.

OEA	0		1
PC6DDR	0	1	X
Pin function	PC6 input pin	PC6 output pin	PWX2 output pin

[Legend] X: Don't care.

- PC5/SDA4

    The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_4 and the PC5DDR bit.

ICE	0		1
PC5DDR	0	1	X
Pin function	PC5 input pin	PC5 output pin	SDA4 input/output pin

[Legend] X: Don't care.

RENESAS

- PC4/SCL4

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_4 and the PC4DDR bit.

ICE	0		1
PC4DDR	0	1	X
Pin function	PC4 input pin	PC4 output pin	SCL4 input/output pin

[Legend] X: Don't care.

- PC3/SDA3

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_3 and the PC3DDR bit.

ICE	0		1
PC3DDR	0	1	X
Pin function	PC3 input pin	PC3 output pin	SDA3 input/output pin

[Legend] X: Don't care.

- PC2/SCL3

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_3 and the PC2DDR bit.

ICE	0		1
PC2DDR	0	1	X
Pin function	PC2 input pin	PC2 output pin	SCL3 input/output pin

[Legend] X: Don't care.

- PC1/SDA2

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_2 and the PC1DDR bit.

ICE	0		1
PC1DDR	0	1	X
Pin function	PC1 input pin	PC1 output pin	SDA2 input/output pin

[Legend] X: Don't care.

- PC0/SCL2

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_2 and the PC0DDR bit.

ICE	0		1
PC0DDR	0	1	X
Pin function	PC0 input pin	PC0 output pin	SCL2 input/output pin

[Legend] X: Don't care.

8.13   Port D

Port D is an 8-bit I/O port. Port D pins can also function as the IIC_5 input/output and LPC input/output pins. The output format of PD7 and PD6 pins is NMOS push-pull output. Port D has the following registers.

- Port D data direction register (PDDDR)
- Port D output data register (PDODR)
- Port D input data register (PDPIN)

8.13.1   Port D Data Direction Register (PDDDR)

The individual bits of PDDDR specify input or output for the port D pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7DDR	0	W	If port D pins are specified for use as the general I/O port, the corresponding pins function as output port when the PDDDR bits are set to 1, and as input port when cleared to 0.
6	PD6DDR	0	W	
5	PD5DDR	0	W	
4	PD4DDR	0	W	Since this register is allocated to the same address as PDPIN, the states of the port D pins are returned when this register is read.
3	PD3DDR	0	W	
2	PD2DDR	0	W	
1	PD1DDR	0	W	
0	PD0DDR	0	W	

8.13.2   Port D Output Data Register (PDODR)

PDODR stores output data for the port D pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7ODR	0	R/W	The PDODR register stores the output data for the pins that are used as the general output port.
6	PD6ODR	0	R/W	
5	PD5ODR	0	R/W	
4	PD4ODR	0	R/W	
3	PD3ODR	0	R/W	
2	PD2ODR	0	R/W	
1	PD1ODR	0	R/W	
0	PD0ODR	0	R/W	

8.13.3   Port D Input Data Register (PDPIN)

PDPIN indicates the pin states of port D.

Bit	Bit Name	Initial Value	R/W	Description
7	PD7PIN	Undefined*	R	When this register is read, the pin states are read.
6	PD6PIN	Undefined*	R	Since this register is allocated to the same address as PDDDR, writing to this register writes data to PDDDR and the port D setting is changed.
5	PD5PIN	Undefined*	R	
4	PD4PIN	Undefined*	R	
3	PD3PIN	Undefined*	R	
2	PD2PIN	Undefined*	R	
1	PD1PIN	Undefined*	R	
0	PD0PIN	Undefined*	R	

Note: The initial values are determined in accordance with the states of PD7 to PD0 pins.

RENESAS

8.13.4   Pin Functions

Port D pins can also function as the LPC input/output and IIC_5 input/output pins. The relationship between register setting values and pin functions are as follows.

The LPC is disabled when all of the bits LPC1E, LPC2E, and LPC3E in HICR0 and SCIFE in HICR5 are cleared to 0.

- PD7/SDA5

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_5 and the PD7DDR bit.

ICE	0		1
PD7DDR	0	1	X
Pin function	PD7 input pin	PD7 output pin	SDA5 input/output pin

[Legend] X: Don't care.

- PD6/SCL5

  The pin function is switched as shown below according to the combination of the ICE bit in ICCR of the IIC_5 and the PD6DDR bit.

ICE	0		1
PD6DDR	0	1	X
Pin function	PD6 input pin	PD6 output pin	SCL5 input/output pin

[Legend] X: Don't care.

- PD5/$\overline{\text{LPCPD}}$

  The pin function is switched as shown below according to the PD5DDR bit. This pin can be used as the $\overline{\text{LPCPD}}$ input pin when the LPC is enabled.

LPC	Disabled		Enabled
PD5DDR	0	1	0
Pin function	PD5 input pin	PD5 output pin	$\overline{\text{LPCPD}}$ input pin

- PD4/$\overline{\text{CLKRUN}}$

  The pin function is switched as shown below according to the PD4DDR bit. This pin can be used as the $\overline{\text{CLKRUN}}$ input pin when the LPC is enabled.

LPC	Disabled		Enabled
PD4DDR	0	1	0
Pin function	PD4 input pin	PD4 output pin	$\overline{\text{CLKRUN}}$ input/output pin

- PD3/GA20

  The pin function is switched as shown below according to the combination of the FGA20E bit in HICR0 of the LPC and the PD3DDR bit.

FGA20E	0		1
PD3DDR	0	1	0
Pin function	PD3 input pin	PD3 output pin	GA20 output pin

- PD2/$\overline{\text{PME}}$

  The pin function is switched as shown below according to the combination of the PMEE bit in HICR0 of the LPC and the PD2DDR bit.

PMEE	0		1
PD2DDR	0	1	0
Pin function	PD2 input pin	PD2 output pin	$\overline{\text{PME}}$ output pin

- PD1/$\overline{\text{LSMI}}$

  The pin function is switched as shown below according to the combination of the LSMIE bit in HICR0 of the LPC and the PD1DDR bit.

LSMIE	0		1
PD1DDR	0	1	0
Pin function	PD1 input pin	PD1 output pin	$\overline{\text{LSMI}}$ output pin

RENESAS

- PD0/LSCI

  The pin function is switched as shown below according to the combination of the LSCIE bit in HICR0 of the LPC and the PD0DDR bit.

LSCIE	0		1
PD0DDR	0	1	0
Pin function	PD0 input pin	PD0 output pin	LSCI output pin

8.13.5   Input Pull-Up MOS

Port pins D5 to D0 have built-in input pull-up MOSs that can be controlled by software. This input pull-up MOS can be used in any operating mode, and can be specified as on or off on a bit-by-bit basis.

PDnDDR	0		1
PDnODR	1	0	X
PDn pull-up MOS	ON	OFF	OFF

[Legend]   n = 5 to 0, X: Don't care.

The input pull-up MOS is in the off state after a reset and in hardware standby mode. The prior state is retained in software standby mode.

Table 8.7 summarizes the input pull-up MOS states.

Table 8.7   Port D Input Pull-Up MOS States

Reset	Hardware Standby Mode	Software Standby Mode	In Other Operations
Off	Off	On/Off	On/Off

[Legend]

Off: Always off.

On/Off: On when PDDDR = 0 and PDODR = 1; otherwise off.

8.14   Port E

Port E is an 8-bit I/O port. Port E pins can also function as the LPC input/output pins. Port E has the following registers.

- Port E data direction register (PEDDR)
- Port E output data register (PEODR)
- Port E input data register (PEPIN)

8.14.1   Port E Data Direction Register (PEDDR)

The individual bits of PEDDR specify input or output for the port E pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7DDR	0	W	When set to 1, the corresponding pins function as output port pins; when cleared to 0, function as input port pins.
6	PE6DDR	0	W	
5	PE5DDR	0	W	
4	PE4DDR	0	W	Since this register is allocated to the same address as PEPIN, states of the port E pins are returned when this register is read.
3	PE3DDR	0	W	
2	PE2DDR	0	W	
1	PE1DDR	0	W	
0	PE0DDR	0	W	

8.14.2   Port E Output Data Register (PEODR)

PEODR stores output data for the port E pins.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7ODR	0	R/W	The PEODR register stores the output data for the pins that are used as the general output port.
6	PE6ODR	0	R/W	
5	PE5ODR	0	R/W	
4	PE4ODR	0	R/W	
3	PE3ODR	0	R/W	
2	PE2ODR	0	R/W	
1	PE1ODR	0	R/W	
0	PE0ODR	0	R/W	

8.14.3   Port E Input Data Register (PEPIN)

PEPIN indicates the pin states of port E.

Bit	Bit Name	Initial Value	R/W	Description
7	PE7PIN	Undefined*	R	When this register is read, the pin states are read. Since this register is allocated to the same address as PEDDR, writing to this register writes data to PEDDR and the port E setting is changed.
6	PE6PIN	Undefined*	R	
5	PE5PIN	Undefined*	R	
4	PE4PIN	Undefined*	R	
3	PE3PIN	Undefined*	R	
2	PE2PIN	Undefined*	R	
1	PE1PIN	Undefined*	R	
0	PE0PIN	Undefined*	R	

Note: The initial value of these pins is determined in accordance with the state of pins PE7 to PE0.

RENESAS

8.14.4   Pin Functions

Port E pins can also function as LPC input/output pins. The pin function is switched according to whether the LPC module is enabled or disabled. The LPC is disabled when all of the bits LPC1E, LPC2E, and LPC3E in HICR0 and SCIFE in HICR5 are cleared to 0.

- PE7/SERIRQ

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE7DDR bit.

LPC	Disabled		Enabled
PE7DDR	0	1	X
Pin function	PE7 input pin	PE7 output pin	SERIRQ input/output pin

[Legend] X: Don't care.

- PE6/LCLK

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE6DDR bit.

LPC	Disabled		Enabled
PE6DDR	0	1	X
Pin function	PE6 input pin	PE6 output pin	LCLK input pin

[Legend] X: Don't care.

- PE5/$\overline{\text{LRESET}}$

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE5DDR bit.

LPC	Disabled		Enabled
PE5DDR	0	1	X
Pin function	PE5 input pin	PE5 output pin	$\overline{\text{LRESET}}$ input pin

[Legend] X: Don't care.

- PE4/$\overline{\text{LFRAME}}$

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE4DDR bit.

LPC	Disabled		Enabled
PE4DDR	0	1	X
Pin function	PE4 input pin	PE4 output pin	$\overline{\text{LFRAME}}$ input pin

[Legend] X: Don't care.

- PE3/LAD3

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE3DDR bit.

LPC	Disabled		Enabled
PE3DDR	0	1	X
Pin function	PE3 input pin	PE3 output pin	LAD3 input/output pin

[Legend] X: Don't care.

- PE2/LAD2

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE2DDR bit.

LPC	Disabled		Enabled
PE2DDR	0	1	X
Pin function	PE2 input pin	PE2 output pin	LAD2 input/output pin

[Legend] X: Don't care.

- PE1/LAD1

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE1DDR bit.

LPC	Disabled		Enabled
PE1DDR	0	1	X
Pin function	PE1 input pin	PE1 output pin	LAD1 input/output pin

[Legend] X: Don't care.

- PE0/LAD0

  The pin function is switched as shown below according to whether the LPC is enabled or disabled and the PE0DDR bit.

LPC	Disabled		Enabled
PE0DDR	0	1	X
Pin function	PE0 input pin	PE0 output pin	LAD0 input/output pin

[Legend] X: Don't care.

RENESAS

8.15   Port F

Port F is a 4-bit I/O port. Port F has the following registers.

- Port F data direction register (PFDDR)
- Port F output data register (PFODR)
- Port F input data register (PFPIN)

8.15.1   Port F Data Direction Register (PFDDR)

The individual bits of PFDDR specify input or output for the port F pins. PFDDR is initialized only by a system reset, and retains the value even if an internal reset signal of the WDT is generated.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	—	Reserved
3	PF3DDR	0	W	When set to 1, the corresponding pin functions as an
2	PF2DDR	0	W	output port pin; when cleared to 0, functions as an
1	PF1DDR	0	W	input port pin.
0	PF0DDR	0	W	Since this register is allocated to the same address as PFPIN, states of the port F pins are returned when this register is read.

8.15.2   Port F Output Data Register (PFODR)

PFODR stores output data for the port F pins. PFODR is initialized only by a system reset, and retains the value even if an internal reset signal of the WDT is generated.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	—	Reserved
				Undefined value is read from this bit.
3	PF3ODR	0	R/W	Store the output data for the pins that are used as the
2	PF2ODR	0	R/W	general output port.
1	PF1ODR	0	R/W	
0	PF0ODR	0	R/W	

RENESAS

8.15.3　Port F Input Data Register (PFPIN)

PFPIN indicates the pin states of port F.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	—	Reserved
				Undefined value is read from this bit.
3	PF3PIN	Undefined*	R	When this register is read, the pin states are read.
2	PF2PIN	Undefined*	R	Since this register is allocated to the same address as PFDDR, writing to this register writes data to PFDDR and the port F setting is changed.
1	PF1PIN	Undefined*	R	
0	PF0PIN	Undefined*	R	

Note:　The initial value of these pins is determined in accordance with the state of pins PF3 to PF0.

8.15.4　Pin Functions

Port F is a 4-bit I/O port. The relationship between the register settings and the pin function is shown below.

- PF3/RS11, PF2/RS10, PF1/RS9, PF0/RS8

    The pin function is switched as shown below according to the PFnDDR bit.

PFnDDR	0	1
Pin function	PFn input pin	PFn output pin

[Legend]　n = 3 to 0

RENESAS

8.16 Change of Peripheral Function Pins

The pin function assignments for the external interrupt inputs can be changed between multiplexed I/O ports.

I/O port pins for external interrupt inputs are changed by the setting of ISSR16 and ISSR. A pin name of the peripheral function after the assignment has been changed is indicated by adding 'Ex' at the head of the original pin name. In each peripheral function description, the original pin name is used.

8.16.1 IRQ Sense Port Select Register 16 (ISSR16), IRQ Sense Port Select Register (ISSR)

ISSR16 and ISSR select pins for the $\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$ inputs.

- ISSR16

Bit	Bit Name	Initial Value	R/W	Description
15	ISS15	0	R/W	0: P57/$\overline{\text{IRQ15}}$ is selected
				1: P87/$\overline{\text{ExIRQ15}}$ is selected
14	ISS14	0	R/W	0: P56/$\overline{\text{IRQ14}}$ is selected
				1: P86/$\overline{\text{ExIRQ14}}$ is selected
13	ISS13	0	R/W	0: P55/$\overline{\text{IRQ13}}$ is selected
				1: P85/$\overline{\text{ExIRQ13}}$ is selected
12	ISS12	0	R/W	0: P54/$\overline{\text{IRQ12}}$ is selected
				1: P84/$\overline{\text{ExIRQ12}}$ is selected
11	ISS11	0	R/W	0: P53/$\overline{\text{IRQ11}}$ is selected
				1: P83/$\overline{\text{ExIRQ11}}$ is selected
10	ISS10	0	R/W	0: P52/$\overline{\text{IRQ10}}$ is selected
				1: P82/$\overline{\text{ExIRQ10}}$ is selected
9	ISS9	0	R/W	0: P51/$\overline{\text{IRQ9}}$ is selected
				1: P81/$\overline{\text{ExIRQ9}}$ is selected
8	ISS8	0	R/W	0: P50/$\overline{\text{IRQ8}}$ is selected
				1: P80/$\overline{\text{ExIRQ8}}$ is selected

- ISSR

Bit	Bit Name	Initial Value	R/W	Description
7	ISS7	0	R/W	0: P47/$\overline{\text{IRQ7}}$ is selected
				1: P77/$\overline{\text{ExIRQ7}}$ is selected
6	ISS6	0	R/W	0: P46/$\overline{\text{IRQ6}}$ is selected
				1: P76/$\overline{\text{ExIRQ6}}$ is selected
5	ISS5	0	R/W	0: P45/$\overline{\text{IRQ5}}$ is selected
				1: P75/$\overline{\text{ExIRQ5}}$ is selected
4	ISS4	0	R/W	0: P44/$\overline{\text{IRQ4}}$ is selected
				1: P74/$\overline{\text{ExIRQ4}}$ is selected
3	ISS3	0	R/W	0: P43/$\overline{\text{IRQ3}}$ is selected
				1: P73/$\overline{\text{ExIRQ3}}$ is selected
2	ISS2	0	R/W	0: P42/$\overline{\text{IRQ2}}$ is selected
				1: P72/$\overline{\text{ExIRQ2}}$ is selected
1	ISS1	0	R/W	0: P41/$\overline{\text{IRQ1}}$ is selected
				1: P71/$\overline{\text{ExIRQ1}}$ is selected
0	ISS0	0	R/W	0: P40/$\overline{\text{IRQ0}}$ is selected
				1: P70/$\overline{\text{ExIRQ0}}$ is selected

RENESAS

8.16.2   Port Control Register 0 (PTCNT0)

PTCNT0 selects pins for the control mode for external extension.

Bit	Bit Name	Initial Value	R/W	Description
7	SCPFSEL1	0	R/W	Controls the internal connection of TxD1 and RxD1 with the SCI_1 as the smart card interface.
				0: TxD1 and RxD1 are not internally connected.
				1: TxD1 and RxD1 are internally connected.
6	SCPFSEL3	0	R/W	Controls the internal connection of TxD3 and RxD3 with the SCI_3 as the smart card interface.
				0: TxD3 and RxD3 are not internally connected.
				1: TxD3 and RxD3 are internally connected.
5 to 2	—	All 0	R/W	Reserved
				The initial value should not be changed.
1	OBE	0	R/W	Selects glueless extension.
				0: Control by $\overline{\text{RD}}$, $\overline{\text{HWR}}$, $\overline{\text{LWR}}$
				1: Control by $\overline{\text{RD}}$, $\overline{\text{WR}}$, $\overline{\text{HBE}}$, $\overline{\text{LBE}}$ (glueless extension)
0	—	0	R/W	Reserved
				The initial value should not be changed.

Section 9   14-Bit PWM Timer (PWMX)

This LSI has an on-chip 14-bit pulse-width modulator (PWM) timer with four output channels. It can be connected to an external low-pass filter to operate as a 14-bit D/A converter.

9.1   Features

- Division of pulse into multiple base cycles to reduce ripple
- Eight resolution settings
  The resolution can be set to 1, 2, 64, 128, 256, 1024, 4096, or 16384 system clock cycles.
- Two base cycle settings
  The base cycle can be set equal to T × 64 or T × 256, where T is the resolution.
- Sixteen operation clocks (by combination of eight resolution settings and two base cycle settings)

Figure 9.1 shows a block diagram of the PWM (D/A) module.

Figure 9.1   PWMX (D/A) Block Diagram

9.2   Input/Output Pins

Table 9.1 lists the PWMX (D/A) module input and output pins.

Table 9.1   Pin Configuration

Name	Abbreviation	I/O	Function
PWMX output pin 0	PWX0	Output	PWM timer pulse output of PWMX_0 channel A
PWMX output pin 1	PWX1	Output	PWM timer pulse output of PWMX_0 channel B
PWMX output pin 2	PWX2	Output	PWM timer pulse output of PWMX_1 channel A
PWMX output pin 3	PWX3	Output	PWM timer pulse output of PWMX_1 channel B

9.3   Register Descriptions

The PWMX (D/A) module has the following registers. For details on the module stop control register, see section 24.1.3, Module Stop Control Registers H, L, and A (MSTPCRH, MSTPCRL, MSTPCRA).

- PWMX (D/A) counter (DACNT)
- PWMX (D/A) data register A (DADRA)
- PWMX (D/A) data register B (DADRB)
- PWMX (D/A) control register (DACR)
- Peripheral clock select register (PCSR)

Note: The same addresses are shared by DADRA and DACR, and by DADRB and DACNT. Switching is performed by the REGS bit in DACNT or DADRB.

9.3.1 PWMX (D/A) Counter (DACNT)

DACNT is a 14-bit readable/writable up-counter. The input clock is selected by the clock select bit (CKS) in DACR. DACNT functions as the time base for both PWMX (D/A) channels. When a channel operates with 14-bit precision, it uses all DACNT bits. When a channel operates with 12-bit precision, it uses the lower 12 bits and ignores the upper two bits. DACNT cannot be accessed in 8-bit units. DACNT should always be accessed in 16-bit units. For details, see section 9.4, Bus Master Interface.

- DACNT

Bit	Bit Name	Initial Value	R/W	Description
15 to 8	UC7 to UC0	All 0	R/W	Lower Up-Counter
7 to 2	UC8 to UC13	All 0	R/W	Upper Up-Counter
1	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
0	REGS	1	R/W	Register Select
				DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed. When changing the register to be accessed, set this bit in advance.
				0: DADRA and DADRB can be accessed
				1: DACR and DACNT can be accessed

9.3.2 PWMX (D/A) Data Registers A and B (DADRA and DADRB)

DADRA corresponds to PWMX (D/A) channel A, and DADRB to PWMX (D/A) channel B. The DADR registers cannot be accessed in 8-bit units. The DADR registers should always be accessed in 16-bit units. For details, see section 9.4, Bus Master Interface.

- DADRA

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	DA13 to DA0	All 1	R/W	D/A Data 13 to 0
				These bits set a digital value to be converted to an analog value.
				In each base cycle, the DACNT value is continually compared with the DADR value to determine the duty cycle of the output waveform, and to decide whether to output a fine-adjustment pulse equal in width to the resolution. To enable this operation, this register must be set within a range that depends on the CFS bit. If the DADR value is outside this range, the PWM output is held constant.
				A channel can be operated with 12-bit precision by fixing DA0 and DA1 to 0. The two data bits are not compared with UC12 and UC13 of DACNT.
1	CFS	1	R/W	Carrier Frequency Select
				0: Base cycle = resolution (T) $\times$ 64 The range of DA13 to DA0: H'0100 to H'3FFF
				1: Base cycle = resolution (T) $\times$ 256 The range of DA13 to DA0: H'0040 to H'3FFF
0	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.

RENESAS

• DADRB

Bit	Bit Name	Initial Value	R/W	Description
15 to 2	DA13 to DA0	All 1	R/W	D/A Data 13 to 0
				These bits set a digital value to be converted to an analog value.
				In each base cycle, the DACNT value is continually compared with the DADR value to determine the duty cycle of the output waveform, and to decide whether to output a fine-adjustment pulse equal in width to the resolution. To enable this operation, this register must be set within a range that depends on the CFS bit. If the DADR value is outside this range, the PWM output is held constant.
				A channel can be operated with 12-bit precision by fixing DA0 and DA1 to 0. The two data bits are not compared with UC12 and UC13 of DACNT.
1	CFS	1	R/W	Carrier Frequency Select
				0: Base cycle = resolution (T) $\times$ 64 DA13 to DA0 range = H'0100 to H'3FFF
				1: Base cycle = resolution (T) $\times$ 256 DA13 to DA0 range = H'0040 to H'3FFF
0	REGS	1	R/W	Register Select
				DADRA and DACR, and DADRB and DACNT, are located at the same addresses. The REGS bit specifies which registers can be accessed. When changing the register to be accessed, set this bit in advance.
				0: DADRA and DADRB can be accessed
				1: DACR and DACNT can be accessed

9.3.3   PWMX (D/A) Control Register (DACR)

DACR enables the PWM outputs, and selects the output phase and operating speed.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R/W	Reserved
				The initial value should not be changed.
6	PWME	0	R/W	PWMX Enable
				Starts or stops the PWM D/A counter (DACNT).
				0: DACNT operates as a 14-bit up-counter
				1: DACNT halts at H'0003
5, 4	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
3	OEB	0	R/W	Output Enable B
				Enables or disables output on PWMX (D/A) channel B.
				0: PWMX (D/A) channel B output (at the PWX1, PWX3 pins) is disabled
				1: PWMX (D/A) channel B output (at the PWX1, PWX3 pins) is enabled
2	OEA	0	R/W	Output Enable A
				Enables or disables output on PWMX (D/A) channel A.
				0: PWMX (D/A) channel A output (at the PWX0, PWX2 pin) is disabled
				1: PWMX (D/A) channel A output (at the PWX0, PWX2 pins) is enabled
1	OS	0	R/W	Output Select
				Selects the phase of the PWMX (D/A) output.
				0: Direct PWMX (D/A) output
				1: Inverted PWMX (D/A) output
0	CKS	0	R/W	Clock Select
				Selects the PWMX (D/A) resolution. Eight kinds of resolution can be selected.
				0: Operates at resolution (T) = system clock cycle time (t_{cyc})
				1: Operates at resolution (T) = system clock cycle time (t_{cyc}) × 2, × 64, × 128, × 256, × 1024, × 4096, and × 16384.

RENESAS

9.3.4   Peripheral Clock Select Register (PCSR)

PCSR and the CKS bit of DACR select the operating speed.

Bit	Bit Name	Initial Value	R/W	Description
7	PWCKX1B	0	R/W	PWMX_1 Clock Select
6	PWCKX1A	0	R/W	These bits select a clock cycle with the CKS bit of DACR of PWMX_1 being 1.
				See table 9.2.
5	PWCKX0B	0	R/W	PWMX_0 Clock Select
4	PWCKX0A	0	R/W	These bits select a clock cycle with the CKS bit of DACR of PWMX_0 being 1.
				See table 9.2.
3	PWCKX1C	0	R/W	PWMX_1 Clock Select
				This bit selects a clock cycle with the CKS bit of DACR of PWMX_1 being 1.
				See table 9.2.
2	—	0	R/W	Reserved
1	—	0	R/W	The initial value should not be changed.
0	PWCKX0C	0	R/W	PWMX_0 Clock Select
				This bit selects a clock cycle with the CKS bit of DACR of PWMX_0 being 1.
				See table 9.2.

Table 9.2   Clock Select of PWMX_1 and PWMX_0

PWCKX0C PWCKX1C	PWCKX0B PWCKX1B	PWCKX0A PWCKX1A	Resolution (T)
0	0	0	Operates on the system clock cycle (t_{cyc}) x 2
0	0	1	Operates on the system clock cycle (t_{cyc}) x 64
0	1	0	Operates on the system clock cycle (t_{cyc}) x 128
0	1	1	Operates on the system clock cycle (t_{cyc}) x 256
1	0	0	Operates on the system clock cycle (t_{cyc}) x 1024
1	0	1	Operates on the system clock cycle (t_{cyc}) x 4096
1	1	0	Operates on the system clock cycle (t_{cyc}) x 16384
1	1	1	Setting prohibited

9.4   Bus Master Interface

DACNT, DADRA, and DADRB are 16-bit registers. The data bus linking the bus master and the on-chip peripheral modules, however, is only 8 bits wide. When the bus master accesses these registers, it therefore uses an 8-bit temporary register (TEMP).

These registers are written to and read from as follows.

- Write

  When the upper byte is written to, the upper-byte write data is stored in TEMP. Next, when the lower byte is written to, the lower-byte write data and TEMP value are combined, and the combined 16-bit value is written in the register.

- Read

  When the upper byte is read from, the upper-byte value is transferred to the CPU and the lower-byte value is transferred to TEMP. Next, when the lower byte is read from, the lower-byte value in TEMP is transferred to the CPU.

These registers should always be accessed 16 bits at a time with a MOV instruction, and the upper byte should always be accessed before the lower byte. Correct data will not be transferred if only the upper byte or only the lower byte is accessed. Also note that a bit manipulation instruction cannot be used to access these registers.

Example 1: Write to DACNT

```
  MOV.W R0, @DACNT      ; Write R0 contents to DACNT
```

Example 2: Read DADRA

```
  MOV.W @DADRA, R0      ; Copy contents of DADRA to R0
```

9.5 Operation

A PWM waveform like the one shown in figure 9.2 is output from the PWX pin. DA13 to DA0 in DADR corresponds to the total width (T_L) of the low (0) pulses output in one conversion cycle (256 pulses when CFS = 0, 64 pulses when CFS = 1). When OS = 0, this waveform is directly output. When OS = 1, the output waveform is inverted, and DA13 to DA0 in DADR value corresponds to the total width (T_H) of the high (1) output pulses. Figures 9.3 and 9.4 show the types of waveform output available.

Figure 9.2   PWMX (D/A) Operation

Table 9.3 summarizes the relationships between the CKS and CFS bit settings and the resolution, base cycle, and conversion cycle. The PWM output remains fixed unless DA13 to DA0 in DADR contain at least a certain minimum value. The relationship between the OS bit and the output waveform is shown in figures 9.3 and 9.4.

Table 9.3   Settings and Operation (Examples when ϕ = 34 MHz)

C	B	A	CKS	Resolution T (µs)	CFS	Base Cycle	Conversion Cycle	TL/TH (OS = 0/OS = 1)	Precision (Bits)	DA3	DA2	DA1	DA0	Conversion Cycle*
—	—	—	0	0.03 (ϕ)	0	1.88 µs 531.3 kHz	481.88 µs	Always low/high output	14					481.88 µs
								DA13 to 0 = H'0000 to H'00FF (Data value) × T	12			0	0	120.47 µs
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	30.12 µs
					1	7.53 µs 132.8 kHz	481.88 µs	Always low/high output	14					481.88 µs
								DA13 to 0 = H'0000 to H'003F (Data value) × T	12			0	0	120.47 µs
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	30.12 µs
0	0	0	1	0.06 (ϕ/2)	0	3.76 µs 265.6 kHz	0.964 ms	Always low/high output	14					0.964 ms
								DA13 to 0 = H'0000 to H'00FF (Data value) × T	12			0	0	0.241 ms
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	0.060 ms
					1	15.06 µs 66.4 kHz	0.964 ms	Always low/high output	14					0.964 ms
								DA13 to 0 = H'0000 to H'003F (Data value) × T	12			0	0	0.241 ms
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	0.060 ms
0	0	1	1	1.88 (ϕ/64)	0	120.5 µs 8.3 kHz	30.840 ms	Always low/high output	14					30.840 ms
								DA13 to 0 = H'0000 to H'00FF (Data value) × T	12			0	0	7.710 ms
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	1.928 ms
					1	481.9 µs 2.1 kHz	30.840 ms	Always low/high output	14					30.840 ms
								DA13 to 0 = H'0000 to H'003F (Data value) × T	12			0	0	7.710 ms
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	1.928 ms
0	1	0	1	3.76 (ϕ/128)	0	240.9 µs 4.2 kHz	61.681 ms	Always low/high output	14					61.681 ms
								DA13 to 0 = H'0000 to H'00FF (Data value) × T	12			0	0	15.420 ms
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	3.855 ms
					1	963.8 µs 1.0 kHz	61.681 ms	Always low/high output	14					61.681 ms
								DA13 to 0 = H'0000 to H'003F (Data value) × T	12			0	0	15.420 ms
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	3.855 ms

PCSR PWCKX0 PWCKX1				Resolution T (μs)	CFS	Base Cycle	Conversion Cycle	TL/TH (OS = 0/OS = 1)	Fixed DADR Bits Precision (Bits)	Bit Data DA3	DA2	DA1	DA0	Conversion Cycle*
C	B	A	CKS											
0	1	1	1	7.53 (φ/256)	0	481.9 μs 2.1 kHz	123.36 ms	Always low/high output	14					123.36 ms
								DA13 to 0 = H'0000 to H'00FF	12			0	0	30.84 ms
								(Data value) × T						
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	7.71 ms
					1	1927.5 μs 0.5 kHz	123.36 ms	Always low/high output	14					123.36 ms
								DA13 to 0 = H'0000 to H'003F	12			0	0	30.84 ms
								(Data value) × T						
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	7.71 ms
1	0	0	1	30.12 (φ/1024)	0	1.93 ms 518.8 Hz	493.45 ms	Always low/high output	14					493.45 ms
								DA13 to 0 = H'0000 to H'00FF	12			0	0	123.36 ms
								(Data value) × T						
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	30.84 ms
					1	7.71 ms 129.7 Hz	493.45 ms	Always low/high output	14					493.45 ms
								DA13 to 0 = H'0000 to H'003F	12			0	0	123.36 ms
								(Data value) × T						
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	30.84 ms
1	0	1	1	120.47 (φ/4096)	0	7.71 ms 129.7 Hz	1.974 s	Always low/high output	14					1.974 s
								DA13 to 0 = H'0000 to H'00FF	12			0	0	0.493 s
								(Data value) × T						
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	0.123 s
					1	30.84 ms 32.4 Hz	1.974 s	Always low/high output	14					1.974 s
								DA13 to 0 = H'0000 to H'003F	12			0	0	0.493 s
								(Data value) × T						
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	0.123 s
1	1	0	1	481.88 (φ/16384)	0	30.84 ms 32.4 Hz	7.895 s	Always low/high output	14					7.895 s
								DA13 to 0 = H'0000 to H'00FF	12			0	0	1.974 s
								(Data value) × T						
								DA13 to 0 = H'0100 to H'3FFF	10	0	0	0	0	0.493 s
					1	123.36 ms 8.1 Hz	7.895 s	Always low/high output	14					7.895 s
								DA13 to 0 = H'0000 to H'003F						
								(Data value) × T	12			0	0	1.974 s
								DA13 to 0 = H'0040 to H'3FFF	10	0	0	0	0	0.493 s
1	1	1	1	Setting prohibited	—	—	—	—	—	—	—	—	—	—

Note: *   Indicates the conversion cycle when specific DA3 to DA0 bits are fixed.

Figure 9.3   Output Waveform (OS = 0, DADR corresponds to T$_L$)

$t_{f1} = t_{f2} = t_{f3} = \cdots = t_{f255} = t_{f256} = T \times 64$

$t_{H1} + t_{H2} + t_{H3} + \cdots + t_{H255} + t_{H256} = T_H$

a. CFS = 0 [base cycle = resolution (T) × 64]

$t_{f1} = t_{f2} = t_{f3} = \cdots = t_{f63} = t_{f64} = T \times 256$

$t_{H1} + t_{H2} + t_{H3} + \cdots + t_{H63} + t_{H64} = T_H$

b. CFS = 1 [base cycle = resolution (T) × 256]

Figure 9.4   Output Waveform (OS = 1, DADR corresponds to T_H)

An example of the additional pulses when CFS = 1 (base cycle = resolution (T) × 256) and OS = 1 (inverted PWM output) is described below. When CFS = 1, the upper eight bits (DA13 to DA6) in DADR determine the duty cycle of the base pulse while the subsequent six bits (DA5 to DA0) determine the locations of the additional pulses as shown in figure 9.5.

Table 9.4 lists the locations of the additional pulses.

DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	CFS	—
Duty cycle of base pulse								Location of additional pulses						1	1

Figure 9.5   D/A Data Register Configuration when CFS = 1

In this example, DADR = H'0207 (B'0000 0010 0000 0111). The output waveform is shown in figure 9.6. Since CFS = 1 and the value of the upper eight bits is B'0000 0010, the high width of the base pulse duty cycle is $2/256 \times (T)$.

RENESAS

Since the value of the subsequent six bits is B'0000 01, an additional pulse is output only at the location of base pulse No. 63 according to table 9.4. Thus, an additional pulse of $1/256 \times (T)$ is to be added to the base pulse.

Figure 9.6   Output Waveform when DADR = H'0207 (OS = 1)

However, when CFS = 0 (base cycle = resolution (T) × 64), the duty cycle of the base pulse is determined by the upper six bits and the locations of the additional pulses by the subsequent eight bits with a method similar to as above.

Table 9.4   Locations of Additional Pulses Added to Base Pulse (When CFS = 1)

Section 10   16-Bit Free-Running Timer (FRT)

This LSI has a 16-bit free-running timer (FRT).

10.1   Features

- Selection of three clock sources
  - One of the three internal clocks ($\phi/2$, $\phi/8$, or $\phi/32$) can be selected.
- Two independent comparators
- Counter clearing
  - The free-running counters can be cleared on compare-match A.
- Three independent interrupts
  - Two compare-match interrupts and one overflow interrupt can be requested independently.
- Special functions provided by automatic addition function
  - The contents of OCRAR and OCRAF can be added to the contents of OCRA automatically, enabling a periodic waveform to be generated without software intervention.

Figure 10.1 is a block diagram of the FRT.

Figure 10.1   Block Diagram of 16-Bit Free-Running Timer

10.2   Register Descriptions

The FRT has the following registers.

- Free-running counter (FRC)
- Output compare register A (OCRA)
- Output compare register B (OCRB)
- Output compare register AR (OCRAR)
- Output compare register AF (OCRAF)
- Timer interrupt enable register (TIER)
- Timer control/status register (TCSR)
- Timer control register (TCR)
- Timer output compare control register (TOCR)

Note: OCRA and OCRB share the same address. Register selection is controlled by the OCRS
         bit in TOCR.

10.2.1   Free-Running Counter (FRC)

FRC is a 16-bit readable/writable up-counter. The clock source is selected by bits CKS1 and
CKS0 in TCR. FRC can be cleared by compare-match A. When FRC overflows from H'FFFF to
H'0000, the overflow flag bit (OVF) in TCSR is set to 1. FRC should always be accessed in 16-bit
units; cannot be accessed in 8-bit units. FRC is initialized to H'0000.

10.2.2   Output Compare Registers A and B (OCRA and OCRB)

The FRT has two output compare registers, OCRA and OCRB, each of which is a 16-bit
readable/writable register whose contents are continually compared with the value in FRC. When
a match is detected (compare-match), the corresponding output compare flag (OCFA or OCFB) is
set to 1 in TCSR. OCR should always be accessed in 16-bit units; cannot be accessed in 8-bit
units. OCR is initialized to H'FFFF.

10.2.3   Output Compare Registers AR and AF (OCRAR and OCRAF)

OCRAR and OCRAF are 16-bit readable/writable registers. They are accessed when the ICRS bit in TOCR is set to 1. When the OCRAMS bit in TOCR is set to 1, the operation of OCRA is changed to include the use of OCRAR and OCRAF. The contents of OCRAR and OCRAF are automatically added alternately to OCRA, and the result is written to OCRA. The write operation is performed on the occurrence of compare-match A. In the 1st compare-match A after setting the OCRAMS bit to 1, OCRAF is added. The operation due to compare-match A varies according to whether the compare-match follows addition of OCRAR or OCRAF.

When using the OCRA automatic addition function, do not select internal clock $\phi/2$ as the FRC input clock together with a set value of H'0001 or less for OCRAR (or OCRAF).

OCRAR and OCRAF should always be accessed in 16-bit units; cannot be accessed in 8-bit units. OCRAR and OCRAF are initialized to H'FFFF.

10.2.4   Timer Interrupt Enable Register (TIER)

TIER enables and disables interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	OCIAE	0	R/W	Output Compare Interrupt A Enable
				Selects whether to enable output compare interrupt A request (OCIA) when output compare flag A (OCFA) in TCSR is set to 1.
				0: OCIA requested by OCFA is disabled
				1: OCIA requested by OCFA is enabled
2	OCIBE	0	R/W	Output Compare Interrupt B Enable
				Selects whether to enable output compare interrupt B request (OCIB) when output compare flag B (OCFB) in TCSR is set to 1.
				0: OCIB requested by OCFB is disabled
				1: OCIB requested by OCFB is enabled
1	OVIE	0	R/W	Timer Overflow Interrupt Enable
				Selects whether to enable a free-running timer overflow request interrupt (FOVI) when the timer overflow flag (OVF) in TCSR is set to 1.
				0: FOVI requested by OVF is disabled
				1: FOVI requested by OVF is enabled
0	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.

RENESAS

10.2.5　Timer Control/Status Register (TCSR)

TCSR is used for counter clear selection and control of interrupt request signals.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
3	OCFA	0	R/(W)*	Output Compare Flag A
				Indicates that the FRC value matches the OCRA value.
				[Setting condition]
				When FRC = OCRA
				[Clearing condition]
				Read OCFA when OCFA = 1, then write 0 to OCFA
2	OCFB	0	R/(W)*	Output Compare Flag B
				Indicates that the FRC value matches the OCRB value.
				[Setting condition]
				When FRC = OCRB
				[Clearing condition]
				Read OCFB when OCFB = 1, then write 0 to OCFB
1	OVF	0	R/(W)*	Overflow Flag
				Indicates that the FRC has overflowed.
				[Setting condition]
				When FRC overflows (changes from H'FFFF to H'0000)
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 to OVF
0	CCLRA	0	R/W	Counter Clear A
				Selects whether the FRC is to be cleared on compare-match A (when the FRC and OCRA values match).
				0: FRC clearing is disabled
				1: FRC is cleared on compare-match A

Note:　*　Only 0 can be written to clear the flag.

RENESAS

10.2.6 Timer Control Register (TCR)

TCR selects the rising or falling edge of the input capture signals, enables the input capture buffer mode, and selects the FRC clock source.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	Select clock source for FRC.
				00: $\phi/2$ internal clock source
				01: $\phi/8$ internal clock source
				10: $\phi/32$ internal clock source
				11: Reserved

RENESAS

10.2.7   Timer Output Compare Control Register (TOCR)

TOCR enables output from the output compare pins, selects the output levels, switches access between output compare registers A and B, and controls the OCRA operating modes.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.
6	OCRAMS	0	R/W	Output Compare A Mode Select
				Specifies whether OCRA is used in the normal operating mode or in the operating mode using OCRAR and OCRAF.
				0: The normal operating mode is specified for OCRA
				1: The operating mode using OCRAR and OCRAF is specified for OCRA
5	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.
4	OCRS	0	R/W	Output Compare Register Select
				OCRA and OCRB share the same address. When this address is accessed, the OCRS bit selects which register is accessed. The operation of OCRA or OCRB is not affected.
				0: OCRA is selected
				1: OCRB is selected
3 to 0	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.

RENESAS

10.3   Operation Timing

10.3.1   FRC Increment Timing

Figure 10.2 shows the FRC increment timing with an internal clock source.

Figure 10.2   Increment Timing with Internal Clock Source

10.3.2   Output Compare Output Timing

A compare-match signal occurs at the last state when the FRC and OCR values match (at the timing when the FRC updates the counter value). When a compare-match signal occurs, the level selected by the OLVL bit in TOCR is output at the output compare pin (FTOA or FTOB). Figure 10.3 shows the timing of this operation for compare-match A.

Figure 10.3   Timing of Output Compare A Output

RENESAS

10.3.3   FRC Clear Timing

FRC can be cleared when compare-match A occurs. Figure 10.4 shows the timing of this operation.

Figure 10.4   Clearing of FRC by Compare-Match A Signal

10.3.4   Timing of Output Compare Flag (OCF) Setting

The output compare flag, OCFA or OCFB, is set to 1 by a compare-match signal generated when the FRC value matches the OCRA or OCRB value. This compare-match signal is generated at the last state in which the two values match, just before FRC increments to a new value. When the FRC and OCRA or OCRB value match, the compare-match signal is not generated until the next cycle of the clock source. Figure 10.5 shows the timing of setting the OCFA or OCFB flag.

Figure 10.5   Timing of Output Compare Flag (OCFA or OCFB) Setting

10.3.5   Timing of FRC Overflow Flag (OVF) Setting

The FRC overflow flag (OVF) is set to 1 when FRC overflows (changes from H'FFFF to H'0000).
Figure 10.6 shows the timing of setting the OVF flag.

Figure 10.6   Timing of Overflow Flag (OVF) Setting

10.3.6   Automatic Addition Timing

When the OCRAMS bit in TOCR is set to 1, the contents of OCRAR and OCRAF are automatically added to OCRA alternately, and when an OCRA compare-match occurs, a write to OCRA is performed. Figure 10.7 shows the OCRA write timing.

Figure 10.7   OCRA Automatic Addition Timing

10.4   Interrupt Sources

The free-running timer can request three interrupts: OCIA, OCIB, and FOVI. Each interrupt can be enabled or disabled by an enable bit in TIER. Independent signals are sent to the interrupt controller for each interrupt. Table 10.1 lists the sources and priorities of these interrupts.

The OCIA and OCIB interrupts can be used as the on-chip DTC activation sources.

Table 10.1   FRT Interrupt Sources

Interrupt	Interrupt Source	Interrupt Flag	DTC Activation	Priority
OCIA	Compare match of OCRA	OCFA	Possible	High
OCIB	Compare match of OCRB	OCFB	Possible	↑
FOVI	Overflow of FRC	OVF	Not possible	Low

10.5   Usage Notes

10.5.1   Conflict between FRC Write and Clear

If an internal counter clear signal is generated during the state after an FRC write cycle, the clear signal takes priority and the write is not performed. Figure 10.8 shows the timing for this type of conflict.

Figure 10.8   Conflict between FRC Write and Clear

10.5.2   Conflict between FRC Write and Increment

If an FRC increment pulse is generated during the state after an FRC write cycle, the write takes priority and FRC is not incremented. Figure 10.9 shows the timing for this type of conflict.

Figure 10.9   Conflict between FRC Write and Increment

10.5.3   Conflict between OCR Write and Compare-Match

If a compare-match occurs during the state after an OCRA or OCRB write cycle, the write takes priority and the compare-match signal is disabled. Figure 10.10 shows the timing for this type of conflict.

If automatic addition of OCRAR and OCRAF to OCRA is selected, and a compare-match occurs in the cycle following the OCRA, OCRAR, and OCRAF write cycle, the OCRA, OCRAR and OCRAF write takes priority and the compare-match signal is disabled. Consequently, the result of the automatic addition is not written to OCRA. Figure 10.11 shows the timing of this type of conflict.

**Figure 10.10   Conflict between OCR Write and Compare-Match
(When Automatic Addition Function is Not Used)**

**Figure 10.11   Conflict between OCR Write and Compare-Match
(When Automatic Addition Function is Used)**

10.5.4   Switching of Internal Clock and FRC Operation

When the internal clock is changed, the changeover may source FRC to increment. This depends on the time at which the clock is switched (bits CKS1 and CKS0 are rewritten), as shown in table 10.2.

When an internal clock is used, the FRC clock is generated on detection of the falling edge of the internal clock scaled from the system clock (ϕ). If the clock is changed when the old source is high and the new source is low, as in case no. 3 in table 10.2, the changeover is regarded as a falling edge that triggers the FRC clock, and FRC is incremented. Switching between an internal clock and external clock can also source FRC to increment.

RENESAS

Table 10.2   Switching of Internal Clock and FRC Operation

No.	Timing of Switchover by Means of CKS1 and CKS0 Bits	FRC Operation
1	Switching from low to low	
2	Switching from low to high	
3	Switching from high to low	

No.	**Timing of Switchover by Means of CKS1 and CKS0 Bits**	**FRC Operation**
4	Switching from high to high	

Note: *   Generated because the switchover is assumed to take place on a falling edge, and FRC is incremented.

Section 11   8-Bit Timer (TMR)

This LSI has two channels of 8-bit timer modules (TMR_0 and TMR_1) which operate on the 8-bit counter.

This LSI also has two channels of similar 8-bit timer modules (TMR_Y and TMR_X).

11.1   Features

- Selection of clock sources
  — TMR_0, TMR_1:   The counter input clock can be selected from six internal clocks.
  — TMR_Y, TMR_X: The counter input clock can be selected from three internal clocks.
- Selection of two ways to clear the counters
  — The counters can be cleared on compare-match A and compare-match B.
- Cascading of TMR_0 and TMR_1
  (Cascading of TMR_Y and TMR_X is not allowed)
  — Operation as a 16-bit timer can be performed using TMR_0 as the upper half and TMR_1 as the lower half (16-bit count mode). TMR_1 can be used to count TMR_0 compare match occurrences (compare-match count mode).
- Multiple interrupt sources for each channel
  — TMR_0, TMR_1, TMR_Y and TMR_X: Three interrupts: Compare-match A, compare-match B, and overflow

Figures 11.1 and 11.2 are block diagrams of 8-bit timers.

Figure 11.1   Block Diagram of 8-Bit Timer (TMR_0 and TMR_1)

Figure 11.2   Block Diagram of 8-Bit Timer (TMR_Y and TMR_X)

11.2   Register Descriptions

The TMR has the following registers for each channel. For details on the serial timer control register, see section 3.2.3, Serial Timer Control Register (STCR).

- Timer counter (TCNT)
- Time constant register A (TCORA)
- Time constant register B (TCORB)
- Timer control register (TCR)
- Timer control/status register (TCSR)
- Timer connection register S (TCONRS)*

Notes: Some of the registers of TMR_X and TMR_Y use the same address. The registers can be switched by the TMRX/Y bit in TCONRS.

    *   TCONRS is only provided for TMR_X

11.2.1   Timer Counter (TCNT)

Each TCNT is an 8-bit readable/writable up-counter. TCNT_0 and TCNT_1 comprise a single 16-bit register, so they can be accessed together by word access. The clock source is selected by the CKS2 to CKS0 bits in TCR. TCNT can be cleared by a compare-match A signal or compare-match B signal. The method of clearing can be selected by the CCLR1 and CCLR0 bits in TCR. When TCNT overflows (changes from H'FF to H'00), the OVF bit in TCSR is set to 1. TCNT is initialized to H'00.

TCNT_Y can be accessed when the TMRX/Y bit in TCONRS is 1. TCNT_X can be accessed when the TMRX/Y bit in TCONRS is 0. See section 11.2.6, Timer Connection Register S (TCONRS).

RENESAS

11.2.2   Time Constant Register A (TCORA)

TCORA is an 8-bit readable/writable register. TCORA_0 and TCORA_1 comprise a single 16-bit register, so they can be accessed together by word access. TCORA is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag A (CMFA) in TCSR is set to 1. However, comparison is disabled during the T2 state of a TCORA write cycle. TCORA is initialized to H'FF.

TCORA_Y can be accessed when the TMRX/Y bit in TCONRS is 1. TCORA_X can be accessed when the TMRX/Y bit in TCONRS is 0. See section 11.2.6, Timer Connection Register S (TCONRS).

11.2.3   Time Constant Register B (TCORB)

TCORB is an 8-bit readable/writable register. TCORB_0 and TCORB_ 1 comprise a single 16-bit register, so they can be accessed together by word access. TCORB is continually compared with the value in TCNT. When a match is detected, the corresponding compare-match flag B (CMFB) in TCSR is set to 1. However, comparison is disabled during the T2 state of a TCORB write cycle. TCORB is initialized to H'FF.

TCORB_Y can be accessed when the TMRX/Y bit in TCONRS is 1. TCORB_X can be accessed when the TMRX/Y bit in TCONRS is 0. See section 11.2.6, Timer Connection Register S (TCONRS).

11.2.4   Timer Control Register (TCR)

TCR selects the TCNT clock source and the condition by which TCNT is cleared, and enables/disables interrupt requests.

TCR_Y can be accessed when the TMRX/Y bit in TCONRS is 1. TCR_X can be accessed when the TMRX/Y bit in TCONRS is 0. See section 11.2.6, Timer Connection Register S (TCONRS).

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare-Match Interrupt Enable B
				Selects whether the CMFB interrupt request (CMIB) is enabled or disabled when the CMFB flag in TCSR is set to 1.
				0: CMFB interrupt request (CMIB) is disabled
				1: CMFB interrupt request (CMIB) is enabled
6	CMIEA	0	R/W	Compare-Match Interrupt Enable A
				Selects whether the CMFA interrupt request (CMIA) is enabled or disabled when the CMFA flag in TCSR is set to 1.
				0: CMFA interrupt request (CMIA) is disabled
				1: CMFA interrupt request (CMIA) is enabled
5	OVIE	0	R/W	Timer Overflow Interrupt Enable
				Selects whether the OVF interrupt request (OVI) is enabled or disabled when the OVF flag in TCSR is set to 1.
				0: OVF interrupt request (OVI) is disabled
				1: OVF interrupt request (OVI) is enabled
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	Specify the clearing conditions of TCNT.
				00: Counter clear is disabled
				01: Counter clear is enabled on compare-match A
				10: Counter clear is enabled on compare-match B
				11: Setting prohibited
2 to 0	CKS2 to CKS0	All 0	R/W	Clock Select 2 to 0
				Select the clock input to TCNT and count condition, together with the ICKS1 and ICKS0 bits in STCR. For details, see table 11.1.

RENESAS

Table 11.1 (1)   Clock Input to TCNT and Count Condition (TMR_0)

TCR			STCR	
CKS2	CKS1	CKS0	ICKS0	Description
0	0	0	X	Disables clock input
0	0	1	0	Increments at falling edge of internal clock $\phi/8$
0	0	1	1	Increments at falling edge of internal clock $\phi/2$
0	1	0	0	Increments at falling edge of internal clock $\phi/64$
0	1	0	1	Increments at falling edge of internal clock $\phi/32$
0	1	1	0	Increments at falling edge of internal clock $\phi/1024$
0	1	1	1	Increments at falling edge of internal clock $\phi/256$
1	0	0	X	Increments at overflow signal from TCNT_1*
1	0	1	X	Setting prohibited
1	1	X	X	Setting prohibited

Note: *   If the TMR_0 clock input is set as the TCNT_1 overflow signal and the TMR_1 clock
input is set as the TCNT_0 compare-match signal simultaneously, a count-up clock
cannot be generated. Simultaneous setting of these conditions should be avoided.

[Legend]   X: Don't care

Table 11.1 (2)   Clock Input to TCNT and Count Condition (TMR_1)

	TCR		STCR	
CKS2	CKS1	CKS0	ICKS1	Description
0	0	0	X	Disables clock input
0	0	1	0	Increments at falling edge of internal clock $\phi/8$
0	0	1	1	Increments at falling edge of internal clock $\phi/2$
0	1	0	0	Increments at falling edge of internal clock $\phi/64$
0	1	0	1	Increments at falling edge of internal clock $\phi/128$
0	1	1	0	Increments at falling edge of internal clock $\phi/1024$
0	1	1	1	Increments at falling edge of internal clock $\phi/2048$
1	0	0	X	Increments at compare-match A from TCNT_0*
1	0	1	X	Setting prohibited
1	1	X	X	Setting prohibited

Note: *   If the TMR_0 clock input is set as the TCNT_1 overflow signal and the TMR_1 clock
input is set as the TCNT_0 compare-match signal simultaneously, a count-up clock
cannot be generated. Simultaneous setting of these conditions should be avoided.

[Legend]   X: Don't care

Table 11.1 (3)   Clock Input to TCNT and Count Condition (TMR_X, TMR_Y)

	TCR			
Channel	CKS2	CKS1	CKS0	Description
TMR_Y	0	0	0	Disables clock input
	0	0	1	Increments at falling edge of internal clock $\phi/4$
	0	1	0	Increments at falling edge of internal clock $\phi/256$
	0	1	1	Increments at falling edge of internal clock $\phi/2048$
	1	X	X	Setting prohibited
TMR_Y	0	0	0	Disables clock input
	0	0	1	Increments at falling edge of internal clock ϕ
	0	1	0	Increments at falling edge of internal clock $\phi/2$
	0	1	1	Increments at falling edge of internal clock $\phi/4$
	1	X	X	Setting prohibited

[Legend]   X: Don't care

RENESAS

11.2.5   Timer Control/Status Register (TCSR)

TCSR indicates the status flags and controls compare-match output. See section 11.2.6, Timer Connection Register S (TCONRS) for details on the TCSR_Y and TCSR_X accesses.

- TCSR_0

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_0 and TCORB_0 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_0 and TCORA_0 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_0 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4	ADTE	0	R/W	A/D Trigger Enable
				Selects whether the A/D conversion start request on compare match A is enabled or disabled.
				0: A/D conversion start request is disabled
				1: A/D conversion start request is enabled
3 to 0	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.

Note: *   Only 0 can be written to clear the flag.

- TCSR_1

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_1 and TCORB_1 match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_1 and TCORA_1 match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_1 overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4 to 0	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.

Note: *   Only 0 can be written to clear the flag.

- TCSR_Y

  This register can be accessed when the TMRX/Y bit in TCONRS is 1.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)∗	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_Y and TCORB_Y match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)∗	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_Y and TCORA_Y match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)∗	Timer Overflow Flag
				[Setting condition]
				When TCNT_Y overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4 to 0	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.

Note: ∗   Only 0 can be written to clear the flag.

- TCSR_X

  This register can be accessed when the TMRX/Y bit in TCONRS is 0.

Bit	Bit Name	Initial Value	R/W	Description
7	CMFB	0	R/(W)*	Compare-Match Flag B
				[Setting condition]
				When the values of TCNT_X and TCORB_X match
				[Clearing condition]
				Read CMFB when CMFB = 1, then write 0 in CMFB
6	CMFA	0	R/(W)*	Compare-Match Flag A
				[Setting condition]
				When the values of TCNT_X and TCORA_X match
				[Clearing condition]
				Read CMFA when CMFA = 1, then write 0 in CMFA
5	OVF	0	R/(W)*	Timer Overflow Flag
				[Setting condition]
				When TCNT_X overflows from H'FF to H'00
				[Clearing condition]
				Read OVF when OVF = 1, then write 0 in OVF
4 to 0	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.

Note: *   Only 0 can be written to clear the flag.

RENESAS

11.2.6   Timer Connection Register S (TCONRS)

TCONRS selects whether to access TMR_X or TMR_Y registers.

Bit	Bit Name	Initial Value	R/W	Description
7	TMRX/Y	0	R/W	TMR_X/TMR_Y Access Select
				For details, see table 11.2.
				0: The TMR_X registers are accessed at addresses H'FFFFF0 to H'FFFFF5
				1: The TMR_Y registers are accessed at addresses H'FFFFF0 to H'FFFFF5
6 to 0	—	All 0	R/W	Reserved
				The initial values should not be changed.

Table 11.2   Registers Accessible by TMR_X/TMR_Y

TMRX/Y	H'FFFFF0	H'FFFFF1	H'FFFFF2	H'FFFFF3	H'FFFFF4	H'FFFFF5	H'FFFFF6	H'FFFFF7
0	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X	TMR_X
	TCR_X	TCSR_X			TCNT_X		TCORA_X	TCORB_X
1	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y	TMR_Y		
	TCR_Y	TCSR_Y	TCORA_Y	TCORB_Y	TCNT_Y			

11.3   Operation Timing

11.3.1   TCNT Count Timing

Figure 11.3 shows the TCNT count timing with an internal clock source.

Figure 11.3   Count Timing for Internal Clock Input

11.3.2   Timing of CMFA and CMFB Setting at Compare-Match

The CMFA and CMFB flags in TCSR are set to 1 by a compare-match signal generated when the TCNT and TCOR values match. The compare-match signal is generated at the last state in which the match is true, just when the timer counter is updated. Therefore, when TCNT and TCOR match, the compare-match signal is not generated until the next TCNT input clock. Figure 11.4 shows the timing of CMF flag setting.

Figure 11.4   Timing of CMF Setting at Compare-Match

11.3.3   Timing of Counter Clear at Compare-Match

TCNT is cleared when compare-match A or compare-match B occurs, depending on the setting of the CCLR1 and CCLR0 bits in TCR. Figure 11.5 shows the timing of clearing the counter by a compare-match.

Figure 11.5   Timing of Counter Clear by Compare-Match

11.3.4   Timing of Overflow Flag (OVF) Setting

The OVF bit in TCSR is set to 1 when the TCNT overflows (changes from H'FF to H'00). Figure 11.6 shows the timing of OVF flag setting.

Figure 11.6   Timing of OVF Flag Setting

RENESAS

11.4   TMR_0 and TMR_1 Cascaded Connection

If bits CKS2 to CKS0 in either TCR_0 or TCR_1 are set to B'100, the 8-bit timers of the two channels are cascaded. With this configuration, 16-bit count mode or compare-match count mode can be selected.

11.4.1   16-Bit Count Mode

When bits CKS2 to CKS0 in TCR_0 are set to B'100, the timer functions as a single 16-bit timer with TMR_0 occupying the upper eight bits and TMR_1 occupying the lower eight bits.

- Setting of compare-match flags
  — The CMF flag in TCSR_0 is set to 1 when a 16-bit compare-match occurs.
  — The CMF flag in TCSR_1 is set to 1 when a lower 8-bit compare-match occurs.
- Counter clear specification
  — If the CCLR1 and CCLR0 bits in TCR_0 have been set for counter clear at compare-match, the 16-bit counter (TCNT_0 and TCNT_1 together) is cleared when a 16-bit compare-match occurs. The 16-bit counter (TCNT_0 and TCNT_1 together) is also cleared when counter clear by the TMI0 pin has been set.
  — The settings of the CCLR1 and CCLR0 bits in TCR_1 are ignored. The lower 8 bits cannot be cleared independently.

11.4.2   Compare-Match Count Mode

When bits CKS2 to CKS0 in TCR_1 are B′100, TCNT_1 counts the occurrence of compare-match A for TMR_0. TMR_0 and TMR_1 are controlled independently. Conditions such as setting of the CMF flag, generation of interrupts, and counter clearing are in accordance with the settings for each channel.

11.5   Interrupt Sources

TMR_0, TMR_1, TMR_Y and TMR_X can generate three types of interrupts: CMIA, CMIB, and OVI.

Table 11.3 shows the interrupt sources and priorities. Each interrupt source can be enabled or disabled independently by interrupt enable bits in TCR or TCSR. Independent signals are sent to the interrupt controller for each interrupt.

The CMIA and CMIB interrupts can be used as on-chip DTC activation interrupt sources.

Table 11.3   Interrupt Sources of 8-Bit Timers TMR_0, TMR_1, TMR_Y, and TMR_X

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	Interrupt Priority
TMR_X	CMIAX	TCORA_X compare-match	CMFA	Possible	High
	CMIBX	TCORB_X compare-match	CMFB	Possible	
	OVIX	TCNT_X overflow	OVF	Not possible	
TMR_0	CMIA0	TCORA_0 compare-match	CMFA	Possible	
	CMIB0	TCORB_0 compare-match	CMFB	Possible	
	OVI0	TCNT_0 overflow	OVF	Not possible	
TMR_1	CMIA1	TCORA_1 compare-match	CMFA	Possible	
	CMIB1	TCORB_1 compare-match	CMFB	Possible	
	OVI1	TCNT_1 overflow	OVF	Not possible	
TMR_Y	CMIAY	TCORA_Y compare-match	CMFA	Possible	
	CMIBY	TCORB_Y compare-match	CMFB	Possible	
	OVIY	TCNT_Y overflow	OVF	Not possible	Low

11.6   Usage Notes

11.6.1   Conflict between TCNT Write and Counter Clear

If a counter clear signal is generated during the T_2 state of a TCNT write cycle as shown in figure 11.7, the counter clear takes priority and the write is not performed.

Figure 11.7   Conflict between TCNT Write and Counter Clear

11.6.2   Conflict between TCNT Write and Increment

If a TCNT input clock is generated during the T_2 state of a TCNT write cycle as shown in figure 11.8, the write takes priority and the counter is not incremented.

Figure 11.8   Conflict between TCNT Write and Increment

11.6.3   Conflict between TCOR Write and Compare-Match

If a compare-match occurs during the T_2 state of a TCOR write cycle as shown in figure 11.9, the TCOR write takes priority and the compare-match signal is disabled.

Figure 11.9   Conflict between TCOR Write and Compare-Match

11.6.4   Switching of Internal Clocks and TCNT Operation

TCNT may increment erroneously when the internal clock is switched over. Table 11.4 shows the relationship between the timing at which the internal clock is switched (by writing to the CKS1 and CKS0 bits) and the TCNT operation.

When the TCNT clock is generated from an internal clock, the falling edge of the internal clock pulse is detected. If clock switching causes a change from high to low level, as shown in no. 3 in table 11.4, a TCNT clock pulse is generated on the assumption that the switchover is a falling edge, and TCNT is incremented.

Erroneous incrementation can also happen when switching between internal and external clocks.

Table 11.4   Switching of Internal Clocks and TCNT Operation

No.	Timing of Switchover by Means of CKS1 and CKS0 Bits	TCNT Clock Operation
1	Clock switching from low to low level[1]	
2	Clock switching from low to high level[2]	

No.	Timing of Switchover by Means of CKS1 and CKS0 Bits	TCNT Clock Operation
3	Clock switching from high to low level*[3]	
4	Clock switching from high to high level	

Notes: 1. Includes switching from low to stop, and from stop to low.
   2. Includes switching from stop to high.
   3. Includes switching from high to stop.
   4. Generated on the assumption that the switchover is a falling edge; TCNT is incremented.

11.6.5   Mode Setting with Cascaded Connection

If the 16-bit count mode and compare-match count mode are set simultaneously, the input clock pulses for TCNT_0 and TCNT_1 are not generated, and thus the counters will stop operating. Simultaneous setting of these two modes should be avoided.

RENESAS

Section 12   Watchdog Timer (WDT)

This LSI has two watchdog timer channels (WDT_0 and WDT_1). The watchdog timer can output an overflow signal ($\overline{\text{RESO}}$) externally if a system crash prevents the CPU from writing to the timer counter, thus allowing it to overflow. Simultaneously, it can generate an internal reset signal or an internal NMI interrupt signal.

When this watchdog function is not needed, the WDT can be used as an interval timer. In interval timer operation, an interval timer interrupt is generated each time the counter overflows. A block diagram of the WDT_0 and WDT_1 are shown in figure 12.1.

12.1   Features

- Selectable from eight (WDT_0) or 16 (WDT_1) counter input clocks.
- Switchable between watchdog timer mode and interval timer mode

Watchdog Timer Mode:

- If the counter overflows, an internal reset or an internal NMI interrupt is generated.
- When the LSI is selected to be internally reset at counter overflow, a low level signal is output from the $\overline{\text{RESO}}$ pin if the counter overflows.

Internal Timer Mode:

- If the counter overflows, an internal timer interrupt (WOVI) is generated.

Figure 12.1   Block Diagram of WDT

12.2   Input/Output Pins

The WDT has the pins listed in table 12.1.

Table 12.1   Pin Configuration

Name	Symbol	I/O	Function
Reset output pin	$\overline{\text{RESO}}$	Output	Outputs the counter overflow signal in watchdog timer mode
External sub-clock input pin	EXCL	Input	Inputs the clock pulses to the WDT_1 prescaler counter

12.3   Register Descriptions

The WDT has the following registers. To prevent accidental overwriting, TCSR and TCNT have to be written to in a method different from normal registers. For details, see section 12.6.1, Notes on Register Access. For details on the system control register, see section 3.2.2, System Control Register (SYSCR).

- Timer counter (TCNT)
- Timer control/status register (TCSR)

12.3.1   Timer Counter (TCNT)

TCNT is an 8-bit readable/writable up-counter. TCNT is initialized to H'00 when the TME bit in timer control/status register (TCSR) is cleared to 0.

12.3.2   Timer Control/Status Register (TCSR)

TCSR selects the clock source to be input to TCNT, and the timer mode.

- TCSR_0

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting conditions]
				• When TCNT overflows (changes from H'FF to H'00)
				• When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				• When TCSR is read when OVF = 1, then 0 is written to OVF
				• When 0 is written to TME
6	WT/$\overline{\text{IT}}$	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	—	0	R/W	Reserved
				The initial value should not be changed.
3	RST/$\overline{\text{NMI}}$	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	CKS2 to CKS0	All 0	R/W	Clock Select 2 to 0
				Select the clock source to be input to TCNT. The overflow period for ϕ = 34 MHz is enclosed in parentheses.
				000: ϕ/2 (period: 15.1 μs)
				001: ϕ/64 (period: 481.9 μs)
				010: ϕ/128 (period: 963.8 μs)
				011: ϕ/512 (period: 3.856 ms)
				100: ϕ/2048 (period: 15.42 ms)
				101: ϕ/8192 (period: 61.68 ms)
				110: ϕ/32768 (period: 246.7 ms)
				111: ϕ/131072 (period: 986.9 ms)

Note: $*$ Only 0 can be written to clear the flag.

- TCSR_1

Bit	Bit Name	Initial Value	R/W	Description
7	OVF	0	R/(W)*[1]	Overflow Flag
				Indicates that TCNT has overflowed (changes from H'FF to H'00).
				[Setting conditions]
				- When TCNT overflows (changes from H'FF to H'00)
				- When internal reset request generation is selected in watchdog timer mode, OVF is cleared automatically by the internal reset.
				[Clearing conditions]
				- When TCSR is read when OVF = 1*[2], then 0 is written to OVF
				- When 0 is written to TME
6	WT/$\overline{\text{IT}}$	0	R/W	Timer Mode Select
				Selects whether the WDT is used as a watchdog timer or interval timer.
				0: Interval timer mode
				1: Watchdog timer mode
5	TME	0	R/W	Timer Enable
				When this bit is set to 1, TCNT starts counting.
				When this bit is cleared, TCNT stops counting and is initialized to H'00.
4	PSS	0	R/W	Prescaler Select
				Selects the clock source to be input to TCNT.
				0: Counts the divided cycle of ϕ–based prescaler (PSM)
				1: Counts the divided cycle of ϕSUB–based prescaler (PSS)
3	RST/$\overline{\text{NMI}}$	0	R/W	Reset or NMI
				Selects to request an internal reset or an NMI interrupt when TCNT has overflowed.
				0: An NMI interrupt is requested
				1: An internal reset is requested

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
2 to 0	CKS2 to CKS0	All 0	R/W	Clock Select 2 to 0
				Select the clock source to be input to TCNT. The overflow cycle for ϕ = 34 MHz and ϕSUB = 32.768 kHz is enclosed in parentheses.
				When PSS = 0:
				000: ϕ/2 (cycle: 15.1 μs)
				001: ϕ/64 (cycle: 481.9 μs)
				010: ϕ/128 (cycle: 963.8 μs)
				011: ϕ/512 (cycle: 3.856 ms)
				100: ϕ/2048 (cycle: 15.42 ms)
				101: ϕ/8192 (cycle: 61.68 ms)
				110: ϕ/32768 (cycle: 246.7 ms)
				111: ϕ/131072 (cycle: 986.9 ms)
				When PSS = 1:
				000: ϕSUB/2 (cycle: 15.6 ms)
				001: ϕSUB/4 (cycle: 31.3 ms)
				010: ϕSUB/8 (cycle: 62.5 ms)
				011: ϕSUB/16 (cycle: 125 ms)
				100: ϕSUB/32 (cycle: 250 ms)
				101: ϕSUB/64 (cycle: 500 ms)
				110: ϕSUB/128 (cycle: 1 s)
				111: ϕSUB/256 (cycle: 2 s)

Notes: 1. Only 0 can be written to clear the flag.

2. When OVF is polled with the interval timer interrupt disabled, OVF = 1 must be read at least twice.

12.4   Operation

12.4.1   Watchdog Timer Mode

To use the WDT as a watchdog timer, set the WT/$\overline{\text{IT}}$ bit and the TME bit in TCSR to 1. While the WDT is used as a watchdog timer, if TCNT overflows without being rewritten because of a system malfunction or another error, an internal reset or NMI interrupt request is generated. TCNT does not overflow while the system is operating normally. Software must prevent TCNT overflows by rewriting the TCNT value (normally be writing H'00) before overflows occurs.

If the RST/$\overline{\text{NMI}}$ bit of TCSR is set to 1, when the TCNT overflows, an internal reset signal for this LSI is issued for 518 system clocks, and the low level signal is simultaneously output from the $\overline{\text{RESO}}$ pin for 132 states, as shown in figure 12.2. If the RST/$\overline{\text{NMI}}$ bit is cleared to 0, when the TCNT overflows, an NMI interrupt request is generated. Here, the output from the $\overline{\text{RESO}}$ pin remains high.

An internal reset request from the watchdog timer and a reset input from the $\overline{\text{RES}}$ pin are processed in the same vector. Reset source can be identified by the XRST bit status in SYSCR. If a reset caused by a signal input to the $\overline{\text{RES}}$ pin occurs at the same time as a reset caused by a WDT overflow, the $\overline{\text{RES}}$ pin reset has priority and the XRST bit in SYSCR is set to 1.

An NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin are processed in the same vector. Do not handle an NMI interrupt request from the watchdog timer and an interrupt request from the NMI pin at the same time.

Figure 12.2   Watchdog Timer Mode (RST/$\overline{\text{NMI}}$ = 1) Operation

12.4.2   Interval Timer Mode

When the WDT is used as an interval timer, an interval timer interrupt (WOVI) is generated each time the TCNT overflows, as shown in figure 12.3. Therefore, an interrupt can be generated at intervals. When the TCNT overflows in interval timer mode, an interval timer interrupt (WOVI) is requested at the same time the OVF bit of TCSR is set to 1. The timing is shown in figure 12.4.

Figure 12.3   Interval Timer Mode Operation

Figure 12.4   OVF Flag Set Timing

12.4.3 $\overline{\text{RESO}}$ Signal Output Timing

When TCNT overflows in watchdog timer mode, the OVF bit in TCSR is set to 1. When the RST/$\overline{\text{NMI}}$ bit is 1 here, the internal reset signal is generated for the entire LSI. At the same time, the low level signal is output from the $\overline{\text{RESO}}$ pin. The timing is shown in figure 12.5.

Figure 12.5   Output Timing of $\overline{\text{RESO}}$ signal

This LSI has retain state pins, which are only initialized by a system reset. The outputs on these pins are retained even when an internal reset is generated by the overflow signal of the WDT. For more information, see section 8, I/O Ports.

12.5   Interrupt Sources

During interval timer mode operation, an overflow generates an interval timer interrupt (WOVI). The interval timer interrupt is requested whenever the OVF flag is set to 1 in TCSR. OVF must be cleared to 0 in the interrupt handling routine.

When the NMI interrupt request is selected in watchdog timer mode, an NMI interrupt request is generated by an overflow

Table 12.2   WDT Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation
WOVI	TCNT overflow	OVF	Not possible

12.6   Usage Notes

12.6.1   Notes on Register Access

The watchdog timer's registers, TCNT and TCSR differ from other registers in being more difficult to write to. The procedures for writing to and reading from these registers are given below.

Writing to TCNT and TCSR (Example of WDT_0):

These registers must be written to by a word transfer instruction. They cannot be written to by a byte transfer instruction.

TCNT and TCSR both have the same write address. Therefore, satisfy the relative condition shown in figure 12.6 to write to TCNT or TCSR. To write to TCNT, the higher bytes must contain the value H'5A and the lower bytes must contain the write data. To write to TCSR, the higher bytes must contain the value H'A5 and the lower bytes must contain the write data.

Figure 12.6   Writing to TCNT and TCSR (WDT_0)

Reading from TCNT and TCSR (Example of WDT_0):

These registers are read in the same way as other registers. The read address is H'FFA8 for TCSR and H'FFA9 for TCNT.

12.6.2   Conflict between Timer Counter (TCNT) Write and Increment

If a timer counter clock pulse is generated during the T_2 state of a TCNT write cycle, the write takes priority and the timer counter is not incremented. Figure 12.7 shows this operation.

Figure 12.7   Conflict between TCNT Write and Increment

12.6.3   Changing Values of CKS2 to CKS0 Bits

If CKS2 to CKS0 bits in TCSR are written to while the WDT is operating, errors could occur in the incrementation. Software must stop the watchdog timer (by clearing the TME bit to 0) before changing the values of CKS2 to CKS0 bits.

12.6.4   Changing Value of PSS Bit

If the PSS bit in TCSR_1 is written to while the WDT is operating, errors could occur in the operation. Stop the watchdog timer (by clearing the TME bit to 0) before changing the values of PSS bit.

RENESAS

12.6.5   Switching between Watchdog Timer Mode and Interval Timer Mode

If the mode is switched from/to watchdog timer to/from interval timer, while the WDT is operating, errors could occur in the operation. Software must stop the watchdog timer (by clearing the TME bit to 0) before switching the mode.

12.6.6   System Reset by $\overline{\text{RESO}}$ Signal

Inputting the $\overline{\text{RESO}}$ output signal to the $\overline{\text{RES}}$ pin of this LSI prevents the LSI from being initialized correctly; the $\overline{\text{RESO}}$ signal must not be logically connected to the $\overline{\text{RES}}$ pin of the LSI. To reset the entire system by the $\overline{\text{RESO}}$ signal, use the circuit as shown in figure 12.8.

Figure 12.8   Sample Circuit for Resetting the System by the $\overline{\text{RESO}}$ Signal

Section 13   Serial Communication Interface (SCI)

This LSI has two independent serial communication interface (SCI) channels. The SCI can handle both asynchronous and clock synchronous serial communication. Asynchronous serial data communication can be carried out with standard asynchronous communication chips such as a Universal Asynchronous Receiver/Transmitter (UART) or Asynchronous Communication Interface Adapter (ACIA). A function is also provided for serial communication between processors (multiprocessor communication function). The SCI also supports the smart card (IC card) interface based on ISO/IEC 7816-3 (Identification Card) as an enhanced asynchronous communication function.

13.1   Features

- Choice of asynchronous or clock synchronous serial communication mode
- Full-duplex communication capability

  The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously. Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.

- On-chip baud rate generator allows any bit rate to be selected

  The external clock can be selected as a transfer clock source (except for the smart card interface).

- Choice of LSB-first or MSB-first transfer (except in the case of asynchronous mode 7-bit data)
- Four interrupt sources

  Four interrupt sources — transmit-end, transmit-data-empty, receive-data-full, and receive error — that can issue requests.

  The transmit-data-empty and receive-data-full interrupt sources can activate DTC.

- Module stop mode availability

Asynchronous Mode:

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors
- Break detection: Break can be detected by reading the RxD pin level directly in case of a framing error

Clock Synchronous Mode:

- Data length: 8 bits
- Receive error detection: Overrun errors

Smart Card Interface:

- An error signal can be automatically transmitted on detection of a parity error during reception
- Data can be automatically re-transmitted on detection of a error signal during transmission
- Both direct convention and inverse convention are supported

RENESAS

Figure 13.1 is a block diagram of SCI_1 and SCI_3.

Figure 13.1   Block Diagram of SCI_1 and SCI_3

13.2   Input/Output Pins

Table 13.1 shows the input/output pins for each SCI channel.

Table 13.1   Pin Configuration

Channel	Symbol*	Input/Output	Function
1	SCK1	Input/Output	Channel 1 clock input/output
	RxD1	Input	Channel 1 receive data input
		Input/Output	Channel 1 transmit/receive data input/output (when smart card interface is selected)
	TxD1	Output	Channel 1 transmit data output
3	SCK3	Input/Output	Channel 3 clock input/output
	RxD3	Input	Channel 3 receive data input
		Input/Output	Channel 3 transmit/receive data input/output (when smart card interface is selected)
	TxD3	Output	Channel 3 transmit data output

Note: *   Pin names SCK, RxD, and TxD are used in the text for all channels, omitting the channel designation.

13.3   Register Descriptions

The SCI has the following registers for each channel. Some bits in the serial mode register (SMR), serial status register (SSR), and serial control register (SCR) have different functions in different modes—normal serial communication interface mode and smart card interface mode; therefore, the bits are described separately for each mode in the corresponding register sections.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit data register (TDR)
- Transmit shift register (TSR)
- Serial mode register (SMR)
- Serial control register (SCR)
- Serial status register (SSR)
- Smart card mode register (SCMR)
- Bit rate register (BRR)

RENESAS

13.3.1   Receive Shift Register (RSR)

RSR is a shift register used to receive serial data that converts it into parallel data. When one frame of data has been received, it is transferred to RDR automatically. RSR cannot be directly accessed by the CPU.

13.3.2   Receive Data Register (RDR)

RDR is an 8-bit register that stores receive data. When the SCI has received one frame of serial data, it transfers the received serial data from RSR to RDR where it is stored. After this, RSR can receive the next data. Since RSR and RDR function as a double buffer in this way, continuous receive operations be performed. After confirming that the RDRF bit in SSR is set to 1, read RDR for only once. RDR cannot be written to by the CPU.

13.3.3   Transmit Data Register (TDR)

TDR is an 8-bit register that stores transmit data. When the SCI detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The double-buffered structures of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR when one frame of data is transmitted, the SCI transfers the written data to TSR to continue transmission. Although TDR can be read from or written to by the CPU at all times, to achieve reliable serial transmission, write transmit data to TDR for only once after confirming that the TDRE bit in SSR is set to 1.

13.3.4   Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI first transfers transmit data from TDR to TSR, then sends the data to the TxD pin. TSR cannot be directly accessed by the CPU.

13.3.5   Serial Mode Register (SMR)

SMR is used to set the SCI's serial transfer format and select the baud rate generator clock source. Some bits in SMR have different functions in normal mode and smart card interface mode.

- Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

Bit	Bit Name	Initial Value	R/W	Description
7	C/$\overline{\text{A}}$	0	R/W	Communication Mode
				0: Asynchronous mode
				1: Clock synchronous mode
6	CHR	0	R/W	Character Length (enabled only in asynchronous mode)
				0: Selects 8 bits as the data length.
				1: Selects 7 bits as the data length. LSB-first is fixed and the MSB of TDR is not transmitted in transmission.
				In clock synchronous mode, a fixed data length of 8 bits is used.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. For a multiprocessor format, parity bit addition and checking are not performed regardless of the PE bit setting.
4	O/$\overline{\text{E}}$	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity.
				1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode)
				Selects the stop bit length in transmission.
				0: 1 stop bit
				1: 2 stop bits
				In reception, only the first stop bit is checked. If the second stop bit is 0, it is treated as the start bit of the next transmit frame.
2	MP	0	R/W	Multiprocessor Mode (enabled only in asynchronous mode)
				When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and O/$\overline{\text{E}}$ bit settings are invalid in multiprocessor mode.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00: ϕ clock (n = 0)
				01: $\phi/4$ clock (n = 1)
				10: $\phi/16$ clock (n = 2)
				11: $\phi/64$ clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 13.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.9, Bit Rate Register (BRR)).

- Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)

Bit	Bit Name	Initial Value	R/W	Description
7	GM	0	R/W	GSM Mode
				Setting this bit to 1 allows GSM mode operation. In GSM mode, the TEND set timing is put forward to 11.0 etu* from the start and the clock output control function is appended. For details, see section 13.7.8, Clock Output Control.
6	BLK	0	R/W	Setting this bit to 1 allows block transfer mode operation. For details, see section 13.7.3, Block Transfer Mode.
5	PE	0	R/W	Parity Enable (valid only in asynchronous mode)
				When this bit is set to 1, the parity bit is added to transmit data before transmission, and the parity bit is checked in reception. Set this bit to 1 in smart card interface mode.
4	O/$\overline{\text{E}}$	0	R/W	Parity Mode (valid only when the PE bit is 1 in asynchronous mode)
				0: Selects even parity
				1: Selects odd parity
				For details on the usage of this bit in smart card interface mode, see section 13.7.2, Data Format (Except in Block Transfer Mode).

Bit	Bit Name	Initial Value	R/W	Description
3	BCP1	0	R/W	Basic Clock Pulse 1 and 0
2	BCP0	0	R/W	These bits select the number of basic clock cycles in a 1-bit data transfer time in smart card interface mode.
				00: 32 clock cycles (S = 32)
				01: 64 clock cycles (S = 64)
				10: 372 clock cycles (S = 372)
				11: 256 clock cycles (S = 256)
				For details, see section 13.7.4, Receive Data Sampling Timing and Reception Margin. S is described in section 13.3.9, Bit Rate Register (BRR).
1	CKS1	0	R/W	Clock Select 1 and 0
0	CKS0	0	R/W	These bits select the clock source for the baud rate generator.
				00: ϕ clock (n = 0)
				01: ϕ/4 clock (n = 1)
				10: ϕ/16 clock (n = 2)
				11: ϕ/64 clock (n = 3)
				For the relation between the bit rate register setting and the baud rate, see section 13.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 13.3.9, Bit Rate Register (BRR)).

Note: ∗   etu: Element Time Unit (time taken to transfer one bit)

RENESAS

13.3.6   Serial Control Register (SCR)

SCR is a register that performs enabling or disabling of SCI transfer operations and interrupt requests, and selection of the transfer clock source. For details on interrupt requests, see section 13.8, Interrupt Sources. Some bits in SCR have different functions in normal mode and smart card interface mode.

- Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode)
				When this bit is set to 1, receive data in which the multiprocessor bit is 0 is skipped, and setting of the RDRF, FER, and ORER status flags in SSR is disabled. On receiving data in which the multiprocessor bit is 1, this bit is automatically cleared and normal reception is resumed. For details, see section 13.5, Multiprocessor Communication Function.
2	TEIE	0	R/W	Transmit End Interrupt Enable
				When this bit is set to 1, a TEI interrupt request is enabled.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	CKE1	0	R/W	Clock Enable 1 and 0
0	CKE0	0	R/W	These bits select the clock source and SCK pin function.
				Asynchronous mode:
				00: Internal clock
				(SCK pin functions as I/O port.)
				01: Internal clock
				(Outputs a clock of the same frequency as the bit rate from the SCK pin.)
				1x: External clock
				(Inputs a clock with a frequency 16 times the bit rate from the SCK pin.)
				Clock synchronous mode:
				0x: Internal clock (SCK pin functions as clock output.)
				1x: External clock (SCK pin functions as clock input.)

[Legend]
x: Don't care

RENESAS

- Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable
				When this bit is set to 1, a TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable
				When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable
				When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable
				When this bit is set to 1, reception is enabled.
3	MPIE	0	R/W	Multiprocessor Interrupt Enable (enabled only when the MP bit in SMR is 1 in asynchronous mode) Write 0 to this bit in smart card interface mode.
2	TEIE	0	R/W	Transmit End Interrupt Enable Write 0 to this bit in smart card interface mode.
1	CKE1	0	R/W	Clock Enable 1 and 0
0	CKE0	0	R/W	These bits control the clock output from the SCK pin. In GSM mode, clock output can be dynamically switched. For details, see section 13.7.8, Clock Output Control.
				When GM in SMR = 0 00: Output disabled (SCK pin functions as I/O port.) 01: Clock output 1x: Reserved
				When GM in SMR = 1 00: Output fixed to low 01: Clock output 10: Output fixed to high 11: Clock output

[Legend]
x: Don't care

13.3.7   Serial Status Register (SSR)

SSR is a register containing status flags of the SCI and multiprocessor bits for transfer. TDRE, RDRF, ORER, PER, and FER can only be cleared. Some bits in SSR have different functions in normal mode and smart card interface mode.

- Bit Functions in Normal Serial Communication Interface Mode (when SMIF in SCMR = 0)

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				- When the TE bit in SCR is 0
				- When data is transferred from TDR to TSR and TDR is ready for data write
				[Clearing conditions]
				- When 0 is written to TDRE after reading TDRE = 1
				- When a TXI interrupt request is issued allowing DTC to write data to TDR
6	RDRF	0	R/(W)*	Receive Data Register Full
				Indicates that receive data is stored in RDR.
				[Setting condition]
				- When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				- When 0 is written to RDRF after reading RDRF = 1
				- When an RXI interrupt request is issued allowing DTC to read data from RDR
				The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
5	ORER	0	R/(W)*	Overrun Error
				[Setting condition]
				When the next serial reception is completed while RDRF = 1
				[Clearing condition]
				When 0 is written to ORER after reading ORER = 1
4	FER	0	R/(W)*	Framing Error
				[Setting condition]
				When the stop bit is 0
				[Clearing condition]
				When 0 is written to FER after reading FER = 1
				In 2-stop-bit mode, only the first stop bit is checked.
3	PER	0	R/(W)*	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				[Setting conditions]
				• When the TE bit in SCR is 0
				• When TDRE = 1 at transmission of the last bit of a 1-byte serial transmit character
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				• When a TXI interrupt request is issued allowing DTC to write data to TDR
1	MPB	0	R	Multiprocessor Bit
				MPB stores the multiprocessor bit in the receive frame. When the RE bit in SCR is cleared to 0, its previous state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				MPBT stores the multiprocessor bit to be added to the transmit frame.

Note: *   Only 0 can be written to clear the flag.

- Bit Functions in Smart Card Interface Mode (when SMIF in SCMR = 1)

Bit	Bit Name	Initial Value	R/W	Description
7	TDRE	1	R/(W)*[1]	Transmit Data Register Empty
				Indicates whether TDR contains transmit data.
				[Setting conditions]
				- When the TE bit in SCR is 0
				- When data is transferred from TDR to TSR, and TDR can be written to.
				[Clearing conditions]
				- When 0 is written to TDRE after reading TDRE = 1
				- When a TXI interrupt request is issued allowing DTC to write data to TDR
6	RDRF	0	R/(W)*[1]	Receive Data Register Full
				Indicates whether the receive data is stored in RDR.
				[Setting condition]
				- When serial reception ends normally and receive data is transferred from RSR to RDR
				[Clearing conditions]
				- When 0 is written to RDRF after reading RDRF = 1
				- When an RXI interrupt request is issued allowing DTC to read data from RDR
				The RDRF flag is not affected and retains its previous value when the RE bit in SCR is cleared to 0.
5	ORER	0	R/(W)*[1]	Overrun Error
				[Setting condition]
				When the next serial reception is completed while RDRF = 1
				[Clearing condition]
				When 0 is written to ORER after reading ORER = 1
4	ERS	0	R/(W)*[1]	Error Signal Status
				[Setting condition]
				When a low error signal is sampled
				[Clearing condition]
				When 0 is written to ERS after reading ERS = 1

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
3	PER	0	R/(W)*[1]	Parity Error
				[Setting condition]
				When a parity error is detected during reception
				[Clearing condition]
				When 0 is written to PER after reading PER = 1
2	TEND	1	R	Transmit End
				TEND is set to 1 when the receiving end acknowledges no error signal and the next transmit data is ready to be transferred to TDR.
				[Setting conditions]
				• When both TE in SCR and ERS are 0
				• When ERS = 0 and TDRE = 1 after a specified time passed after the start of 1-byte data transfer. The set timing depends on the register setting as follows.
				When GM = 0 and BLK = 0, 2.5 etu*[2] after transmission start
				When GM = 0 and BLK = 1, 1.5 etu*[2] after transmission start
				When GM = 1 and BLK = 0, 1.0 etu*[2] after transmission start
				When GM = 1 and BLK = 1, 1.0 etu*[2] after transmission start
				[Clearing conditions]
				• When 0 is written to TDRE after reading TDRE = 1
				• When a TXI interrupt request is issued allowing DTC to write the next data to TDR
1	MPB	0	R	Multiprocessor Bit
				Not used in smart card interface mode.
0	MPBT	0	R/W	Multiprocessor Bit Transfer
				Write 0 to this bit in smart card interface mode.

Notes: 1. Only 0 can be written to clear the flag.
2. etu: Element Time Unit (time taken to transfer one bit)

RENESAS

13.3.8   Smart Card Mode Register (SCMR)

SCMR selects smart card interface mode and its format.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 1	R	Reserved
				These bits are always read as 1 and cannot be modified.
3	SDIR	0	R/W	Smart Card Data Transfer Direction
				Selects the serial/parallel conversion format.
				0: TDR contents are transmitted with LSB-first.
				Stores receive data as LSB first in RDR.
				1: TDR contents are transmitted with MSB-first.
				Stores receive data as MSB first in RDR.
				The SDIR bit is valid only when the 8-bit data format is used for transmission/reception; when the 7-bit data format is used, data is always transmitted/received with LSB-first.
2	SINV	0	R/W	Smart Card Data Invert
				Specifies inversion of the data logic level. The SINV bit does not affect the logic level of the parity bit. When the parity bit is inverted, invert the O/$\overline{E}$ bit in SMR.
				0: TDR contents are transmitted as they are. Receive data is stored as it is in RDR.
				1: TDR contents are inverted before being transmitted. Receive data is stored in inverted form in RDR.
1	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
0	SMIF	0	R/W	Smart Card Interface Mode Select
				When this bit is set to 1, smart card interface mode is selected.
				0: Normal asynchronous or clock synchronous mode
				1: Smart card interface mode

RENESAS

13.3.9   Bit Rate Register (BRR)

BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control independently for each channel, different bit rates can be set for each channel. Table 13.2 shows the relationships between the N setting in BRR and bit rate B for normal asynchronous mode and clock synchronous mode, and smart card interface mode. The initial value of BRR is H′FF, and it can be read from or written to by the CPU at all times.

Table 13.2   Relationships between N Setting in BRR and Bit Rate B

Mode	Bit Rate	Error
Asynchronous mode	$B = \dfrac{\phi \times 10^6}{64 \times 2^{2n-1} \times (N+1)}$	$\text{Error (\%)} = \left\{ \dfrac{\phi \times 10^6}{B \times 64 \times 2^{2n-1} \times (N+1)} - 1 \right\} \times 100$
Clock synchronous mode	$B = \dfrac{\phi \times 10^6}{8 \times 2^{2n-1} \times (N+1)}$	—
Smart card interface mode	$B = \dfrac{\phi \times 10^6}{S \times 2^{2n+1} \times (N+1)}$	$\text{Error (\%)} = \left\{ \dfrac{\phi \times 10^6}{B \times S \times 2^{2n+1} \times (N+1)} - 1 \right\} \times 100$

[Legend]

B: Bit rate (bit/s)
N: BRR setting for baud rate generator ($0 \le N \le 255$)
ϕ: Operating frequency (MHz)
n and S: Determined by the SMR settings shown in the following table.

SMR Setting			SMR Setting		
CKS1	CKS0	n	BCP1	BCP0	S
0	0	0	0	0	32
0	1	1	0	1	64
1	0	2	1	0	372
1	1	3	1	1	256

Table 13.3 shows sample N settings in BRR in normal asynchronous mode. Table 13.4 shows the maximum bit rate settable for each frequency. Table 13.6 and 13.8 show sample N settings in BRR in clock synchronous mode and smart card interface mode, respectively. In smart card interface mode, the number of basic clock cycles S in a 1-bit data transfer time can be selected. For details, see section 13.7.4, Receive Data Sampling Timing and Reception Margin. Tables 13.5 and 13.7 show the maximum bit rates with external clock input.

Table 13.3   Examples of BRR Settings for Various Bit Rates (Asynchronous Mode)

| Bit Rate (bit/s) | Operating Frequency φ (MHz) | | | | | | | | |
| | 20 | | | 25 | | | 34 | | |
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	3	88	−0.25	3	110	−0.02	3	150	−0.05
150	3	64	0.16	3	80	−0.47	3	110	−0.29
300	2	129	0.16	2	162	0.15	2	220	0.16
600	2	64	0.16	2	80	−0.47	2	110	−0.29
1200	1	129	0.16	1	162	0.15	1	220	0.16
2400	1	64	0.16	1	80	−0.47	1	110	−0.29
4800	0	129	0.16	0	162	0.15	0	220	0.16
9600	0	64	0.16	0	80	−0.47	0	110	−0.29
19200	0	32	−1.36	0	40	−0.76	0	54	0.62
31250	0	19	0.00	0	24	0.00	0	33	0.00
38400	0	15	1.73	0	19	1.73	0	27	−1.18

[Legend]

—:   Can be set, but there will be a degree of error.

Note: Make the settings so that the error does not exceed 1%.

Table 13.4   Maximum Bit Rate for Each Frequency (Asynchronous Mode)

φ (MHz)	Maximum Bit Rate (bit/s)	n	N
20	625000	0	0
25	781250	0	0
34	1062500	0	0

Table 13.5   Maximum Bit Rate with External Clock Input (Asynchronous Mode)

φ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
20	5.0000	312500
25	6.2500	390625
34	8.0000	531250

Table 13.6   BRR Settings for Various Bit Rates (Clock Synchronous Mode)

Bit Rate (bit/s)	Operating Frequency φ (MHz)					
	20		24		34	
	n	N	n	N	n	N
110						
250						
500	—	—	—	—	—	—
1 k	—	—	—	—	—	—
2.5 k	2	124	2	149	2	212
5 k	1	249	2	74	2	105
10 k	1	124	1	149	1	212
25 k	0	199	0	239	1	84
50 k	0	99	0	119	0	169
100 k	0	49	0	59	0	84
250 k	0	19	0	23	0	33
500 k	0	9	0	11	0	16
1 M	0	4	0	5		
2.5 M	0	1				
5 M	0	0*				

[Legend]

Blank: Setting prohibited.

— :   Can be set, but there will be a degree of error.

*:   Continuous transfer or reception is not possible.

Table 13.7   Maximum Bit Rate with External Clock Input (Clock Synchronous Mode)

ϕ (MHz)	External Input Clock (MHz)	Maximum Bit Rate (bit/s)
20	3.3333	3333333.3
25	4.1667	4166666.7
34	5.6667	5666666.7

Table 13.8   BRR Settings for Various Bit Rates (Smart Card Interface Mode, n = 0, s = 372)

Bit Rate	Operating Frequency ϕ (MHz)											
	20.00			21.4272			25			34		
(bit/s)	n	N	Error (%)	n	N	Error(%)	n	N	Error (%)	n	N	Error (%)
9600	0	2	−6.65	0	2	0.00	0	3	−12.49	0	4	−4.79

Table 13.9   Maximum Bit Rate for Each Frequency (Smart Card Interface Mode, S = 372)

ϕ (MHz)	Maximum Bit Rate (bit/s)	n	N
20.00	26882	0	0
21.4272	28800	0	0
25.00	33602	0	0
34.00	45699	0	0

13.4   Operation in Asynchronous Mode

Figure 13.2 shows the general format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data, a parity bit, and finally stop bits (high level). In asynchronous serial communication, the transmission line is usually held in the mark state (high level). The SCI monitors the transmission line, and when it goes to the space state (low level), recognizes a start bit and starts serial communication. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication. Both the transmitter and the receiver also have a double-buffered structure, so that data can be read or written during transmission or reception, enabling continuous data transfer and reception.

**Figure 13.2   Data Format in Asynchronous Communication
(Example with 8-Bit Data, Parity, Two Stop Bits)**

13.4.1   Data Transfer Format

Table 13.10 shows the data transfer formats that can be used in asynchronous mode. Any of 12 transfer formats can be selected according to the SMR setting. For details on the multiprocessor bit, see section 13.5, Multiprocessor Communication Function.

Table 13.10 Serial Transfer Formats (Asynchronous Mode)

SMR Settings				Serial Transmit/Receive Format and Frame Length											
CHR	PE	MP	STOP	1	2	3	4	5	6	7	8	9	10	11	12
0	0	0	0	S			8-bit data						STOP		
0	0	0	1	S			8-bit data						STOP	STOP	
0	1	0	0	S			8-bit data						P	STOP	
0	1	0	1	S			8-bit data						P	STOP	STOP
1	0	0	0	S			7-bit data					STOP			
1	0	0	1	S			7-bit data					STOP	STOP		
1	1	0	0	S			7-bit data					P	STOP		
1	1	0	1	S			7-bit data					P	STOP	STOP	
0	—	1	0	S			8-bit data						MPB	STOP	
0	—	1	1	S			8-bit data						MPB	STOP	STOP
1	—	1	0	S			7-bit data					MPB	STOP		
1	—	1	1	S			7-bit data					MPB	STOP	STOP	

[Legend]
S: Start bit
STOP: Stop bit
P: Parity bit
MPB: Multiprocessor bit

13.4.2   Receive Data Sampling Timing and Reception Margin in Asynchronous Mode

In asynchronous mode, the SCI operates on a basic clock with a frequency of 16 times the bit rate. In reception, the SCI samples the falling edge of the start bit using the basic clock, and performs internal synchronization. Since receive data is latched internally at the rising edge of the 8th pulse of the basic clock, data is latched at the middle of each bit, as shown in figure 13.3. Thus the reception margin in asynchronous mode is determined by formula (1) below.

$$M = \left\{ \left(0.5 - \frac{1}{2N} \right) - \frac{D - 0.5}{N} (1+F) - (L - 0.5) F \right\} \times 100 \quad [\%] \quad \cdots \quad \text{Formula (1)}$$

M: Reception margin (%)
N: Ratio of bit rate to clock (N = 16)
D: Clock duty (D = 0.5 to 1.0)
L: Frame length (L = 9 to 12)
F: Absolute value of clock rate deviation

Assuming values of F = 0 and D = 0.5 in formula (1), the reception margin is determined by the formula below.

$$M = \{ 0.5 - 1/(2 \times 16) \} \times 100 \quad [\%] = 46.875 \%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.

Figure 13.3   Receive Data Sampling Timing in Asynchronous Mode

13.4.3   Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock input at the SCK pin can be selected as the SCI's transfer clock, according to the setting of the C/$\overline{\text{A}}$ bit in SMR and the CKE1 and CKE0 bits in SCR. When an external clock is input at the SCK pin, the clock frequency should be 16 times the bit rate used.

When the SCI is operated on an internal clock, the clock can be output from the SCK pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 13.4.

Figure 13.4   Relation between Output Clock and Transmit Data Phase (Asynchronous Mode)

13.4.4   SCI Initialization (Asynchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as shown in figure 13.5. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. Note that clearing the RE bit to 0 does not initialize the contents of the RDRF, PER, FER, and ORER flags in SSR, or the contents of RDR. When the external clock is used in asynchronous mode, the clock must be supplied even during initialization.

Figure 13.5   Sample SCI Initialization Flowchart

13.4.5   Serial Data Transmission (Asynchronous Mode)

Figure 13.6 shows an example of the operation for transmission in asynchronous mode. In transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR, and if it is cleared to 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.
2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a transmit data empty interrupt request (TXI) is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.
3. Data is sent from the TxD pin in the following order: start bit, transmit data, parity bit or multiprocessor bit (may be omitted depending on the format), and stop bit.
4. The SCI checks the TDRE flag at the timing for sending the stop bit.
5. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and then serial transmission of the next frame is started.
6. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the "mark state" is entered in which 1 is output. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated.

Figure 13.7 shows a sample flowchart for transmission in asynchronous mode.

**Figure 13.6   Example of Operation in Transmission in Asynchronous Mode
(Example with 8-Bit Data, Parity, One Stop Bit)**

```
        ┌─────────────────────────┐
        │      Initialization     │          [1]
        └─────────────────────────┘
        (      Start transmission     )
                     ↓
        ┌─────────────────────────┐
        │   Read TDRE flag in SSR  │         [2]
        └─────────────────────────┘
                     ↓
              ◇ TDRE = 1 ◇ ──No──┐
                 │ Yes            │
        ┌─────────────────────────┐
        │  Write transmit data to TDR
        │ and clear TDRE flag in SSR to 0 │
        └─────────────────────────┘
                     ↓
          ◇ All data transmitted? ◇ ──No──┘
                 │ Yes
        ┌─────────────────────────┐
        │   Read TEND flag in SSR  │         [3]
        └─────────────────────────┘
                     ↓
              ◇ TEND = 1 ◇ ──No──┐
                 │ Yes            │
         ◇ Break output? ◇ ──No──┐  [4]
                 │ Yes            │
        ┌─────────────────────────┐
        │      Clear DR to 0 and  │
        │      set DDR to 1       │
        └─────────────────────────┘
                     ↓
        ┌─────────────────────────┐
        │  Clear TE bit in SCR to 0 │
        └─────────────────────────┘
                  <End>
```

[1] SCI initialization:
The TxD pin is automatically designated as the transmit data output pin.
After the TE bit is set to 1, a frame of 1s is output, and transmission is enabled.

[2] SCI status check and transmit data write:
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.

[3] Serial transmission continuation procedure:

To continue serial transmission, read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and clear the TDRE flag to 0. However, the TDRE flag is checked and cleared automatically when the DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR.

[4] Break output at the end of serial transmission:
To output a break in serial transmission, set DDR for the port corresponding to the TxD pin to 1, clear DR to 0, then clear the TE bit in SCR to 0.

Figure 13.7   Sample Serial Transmission Flowchart

13.4.6   Serial Data Reception (Asynchronous Mode)

Figure 13.8 shows an example of the operation for reception in asynchronous mode. In serial reception, the SCI operates as described below.

1. The SCI monitors the communication line, and if a start bit is detected, performs internal synchronization, receives receive data in RSR, and checks the parity bit and stop bit.
2. If an overrun error (when reception of the next data is completed while the RDRF flag in SSR is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
3. If a parity error is detected, the PER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error (when the stop bit is 0) is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated.
5. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.

**Figure 13.8   Example of SCI Operation in Reception
(Example with 8-Bit Data, Parity, One Stop Bit)**

Table 13.11 shows the states of the SSR status flags and receive data handling when a receive error is detected. If a receive error is detected, the RDRF flag retains its state before receiving data. Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.9 shows a sample flowchart for serial data reception.

Table 13.11 SSR Status Flags and Receive Data Handling

SSR Status Flag					
RDRF*	ORER	FER	PER	Receive Data	Receive Error Type
1	1	0	0	Lost	Overrun error
0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

Note: *   The RDRF flag retains the state it had before data reception.

Figure 13.9   Sample Serial Reception Flowchart (1)

The flowchart on the left shows:

- Initialization [1]
- Start reception
- Read ORER, PER, and FER flags in SSR [2]
- PER ∨ FER ∨ ORER = 1 — Yes → Error processing [3] (Continued on next page); No ↓
- Read RDRF flag in SSR [4]
- RDRF = 1 — No (return); Yes ↓
- Read receive data in RDR, and clear RDRF flag in SSR to 0
- All data received? [5] — No (return); Yes ↓
- Clear RE bit in SCR to 0
- <End>

[1]   SCI initialization:
The RxD pin is automatically designated as the receive data input pin.

[2]   [3] Receive error processing and break detection:
If a receive error occurs, read the ORER, PER, and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are set to 1. In the case of a framing error, a break can be detected by reading the value of the input port corresponding to the RxD pin.

[4]   SCI status check and receive data read:
Read SSR and check that RDRF = 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[5]   Serial reception continuation procedure:
To continue serial reception, before the stop bit for the current frame is received, read the RDRF flag, read RDR, and clear the RDRF flag to 0. However, the RDRF flag is cleared automatically when the DTC is initiated by an RXI interrupt and reads data from RDR.

[Legend]
∨ : Logical add (OR)

Figure 13.9   Sample Serial Reception Flowchart (2)

13.5   Multiprocessor Communication Function

Use of the multiprocessor communication function enables data transfer to be performed among a number of processors sharing communication lines by means of asynchronous serial communication using the multiprocessor format, in which a multiprocessor bit is added to the transfer data. When multiprocessor communication is carried out, each receiving station is addressed by a unique ID code. The serial communication cycle consists of two component cycles: an ID transmission cycle which specifies the receiving station, and a data transmission cycle for the specified receiving station. The multiprocessor bit is used to differentiate between the ID transmission cycle and the data transmission cycle. If the multiprocessor bit is 1, the cycle is an ID transmission cycle, and if the multiprocessor bit is 0, the cycle is a data transmission cycle. Figure 13.10 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID code of the receiving station with which it wants to perform serial communication as data with a 1 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit added. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI uses the MPIE bit in SCR to implement this function. When the MPIE bit is set to 1, transfer of receive data from RSR to RDR, error flag detection, and setting the RDRF, FER, and ORER status flags in SSR to 1 are prohibited until data with a 1 multiprocessor bit is received. On reception of a receive character with a 1 multiprocessor bit, the MPB bit in SSR is set to 1 and the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is invalid. All other bit settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

**Figure 13.10   Example of Communication Using Multiprocessor Format
(Transmission of Data H'AA to Receiving Station A)**

13.5.1 Multiprocessor Serial Data Transmission

Figure 13.11 shows a sample flowchart for multiprocessor serial data transmission. For an ID transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI operations are the same as those in asynchronous mode.

Figure 13.11   Sample Multiprocessor Serial Transmission Flowchart

13.5.2   Multiprocessor Serial Data Reception

Figure 13.13 shows a sample flowchart for multiprocessor serial data reception. If the MPIE bit in SCR is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated at this time. All other SCI operations are the same as in asynchronous mode. Figure 13.12 shows an example of SCI operation for multiprocessor format reception.

**Figure 13.12   Example of SCI Operation in Reception
(Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit)**

RENESAS

Figure 13.13   Sample Multiprocessor Serial Reception Flowchart (1)

The flowchart on the left, with numbered steps corresponding to the descriptions on the right:

Initialization [1]

Start reception

Set MPIE bit in SCR to 1 [2]

Read ORER and FER flags in SSR

FER ∨ ORER = 1 → Yes

No

Read RDRF flag in SSR [3]

RDRF = 1 → No

Yes

Read receive data in RDR

This station's ID? → No

Yes

Read ORER and FER flags in SSR

FER ∨ ORER = 1 → Yes

No

Read RDRF flag in SSR [4]

RDRF = 1 → No

Yes

Read receive data in RDR

All data received? → No [5]

Yes

Clear RE bit in SCR to 0

Error processing

(Continued on next page)

<End>

[1] SCI initialization:
The RxD pin is automatically designated as the receive data input pin.

[2] ID reception cycle:
Set the MPIE bit in SCR to 1.

[3] SCI status check, ID reception and comparison:
Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and compare it with this station's ID.
If the data is not this station's ID, set the MPIE bit to 1 again, and clear the RDRF flag to 0.
If the data is this station's ID, clear the RDRF flag to 0.

[4] SCI status check and data reception:
Read SSR and check that the RDRF flag is set to 1, then read the data in RDR.

[5] Receive error processing and break detection:
If a receive error occurs, read the ORER and FER flags in SSR to identify the error. After performing the appropriate error processing, ensure that the ORER and FER flags are all cleared to 0. Reception cannot be resumed if either of these flags is set to 1.
In the case of a framing error, a break can be detected by reading the RxD pin value.

[Legend]
∨ : Logical add (OR)

Figure 13.13   Sample Multiprocessor Serial Reception Flowchart (2)

13.6   Operation in Clock Synchronous Mode

Figure 13.14 shows the general format for clock synchronous communication. In clock synchronous mode, data is transmitted or received in synchronization with clock pulses. One character in transfer data consists of 8-bit data. In data transmission, the SCI outputs data from one falling edge of the synchronization clock to the next. In data reception, the SCI receives data in synchronization with the rising edge of the synchronization clock. After 8-bit data is output, the transmission line holds the MSB state. In clock synchronous mode, no parity or multiprocessor bit is added. Inside the SCI, the transmitter and receiver are independent units, enabling full-duplex communication by use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so that the next transmit data can be written during transmission or the previous receive data can be read during reception, enabling continuous data transfer.

Figure 13.14   Data Format in Synchronous Communication (LSB-First)

13.6.1   Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK pin can be selected, according to the setting of the CKE1 and CKE0 bits in SCR. When the SCI is operated on an internal clock, the synchronization clock is output from the SCK pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed high.

13.6.2   SCI Initialization (Clock Synchronous Mode)

Before transmitting and receiving data, you should first clear the TE and RE bits in SCR to 0, then initialize the SCI as described in a sample flowchart in figure 13.15. When the operating mode, transfer format, etc., is changed, the TE and RE bits must be cleared to 0 before making the change using the following procedure. When the TE bit is cleared to 0, the TDRE flag in SSR is set to 1. However, clearing the RE bit to 0 does not initialize the RDRF, PER, FER, and ORER flags in SSR, or RDR.

Figure 13.15   Sample SCI Initialization Flowchart

13.6.3   Serial Data Transmission (Clock Synchronous Mode)

Figure 13.16 shows an example of SCI operation for transmission in clock synchronous mode. In serial transmission, the SCI operates as described below.

1. The SCI monitors the TDRE flag in SSR, and if it is 0, recognizes that data has been written to TDR, and transfers the data from TDR to TSR.

2. After transferring data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts transmission. If the TIE bit in SCR is set to 1 at this time, a TXI interrupt request is generated. Because the TXI interrupt routine writes the next transmit data to TDR before transmission of the current transmit data has finished, continuous transmission can be enabled.

3. 8-bit data is sent from the TxD pin synchronized with the output clock when output clock mode has been specified and synchronized with the input clock when use of an external clock has been specified.

4. The SCI checks the TDRE flag at the timing for sending the last bit.

5. If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.

6. If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TxD pin maintains the output state of the last bit. If the TEIE bit in SCR is set to 1 at this time, a TEI interrupt request is generated. The SCK pin is fixed high.

Figure 13.17 shows a sample flowchart for serial data transmission. Even if the TDRE flag is cleared to 0, transmission will not start while a receive error flag (ORER, FER, or PER) is set to 1. Make sure to clear the receive error flags to 0 before starting transmission. Note that clearing the RE bit to 0 does not clear the receive error flags.

Figure 13.16   Sample SCI Transmission Operation in Clock Synchronous Mode

Figure 13.17   Sample Serial Transmission Flowchart

[1]   SCI initialization:
The TxD pin is automatically designated as the transmit data output pin.

[2]   SCI status check and transmit data write:
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.

[3]   Serial transmission continuation procedure:
To continue serial transmission, be sure to read 1 from the TDRE flag to confirm that writing is possible, then write data to TDR, and then clear the TDRE flag to 0.
However, the TDRE flag is checked and cleared automatically when the DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR.

Flowchart contents:

- Initialization [1]
- Start transmission
- Read TDRE flag in SSR [2]
- TDRE = 1? No → back to Read TDRE flag in SSR; Yes ↓
- Write transmit data to TDR and clear TDRE flag in SSR to 0
- All data transmitted? No [3] → back to Read TDRE flag in SSR; Yes ↓
- Read TEND flag in SSR
- TEND = 1? No → back to Read TEND flag in SSR; Yes ↓
- Clear TE bit in SCR to 0
- <End>

13.6.4   Serial Data Reception (Clock Synchronous Mode)

Figure 13.18 shows an example of SCI operation for reception in clock synchronous mode. In serial reception, the SCI operates as described below.

1. The SCI performs internal initialization in synchronization with a synchronization clock input or output, starts receiving data, and stores the receive data in RSR.
2. If an overrun error (when reception of the next data is completed while the RDRF flag is still set to 1) occurs, the ORER bit in SSR is set to 1. If the RIE bit in SCR is set to 1 at this time, an ERI interrupt request is generated. Receive data is not transferred to RDR. The RDRF flag remains to be set to 1.
3. If reception finishes successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR is set to 1 at this time, an RXI interrupt request is generated. Because the RXI interrupt routine reads the receive data transferred to RDR before reception of the next receive data has finished, continuous reception can be enabled.

Figure 13.18   Example of SCI Receive Operation in Clock Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the ORER, FER, PER, and RDRF bits to 0 before resuming reception. Figure 13.19 shows a sample flowchart for serial data reception.

RENESAS

Figure 13.19   Sample Serial Reception Flowchart

[1] SCI initialization:
The RxD pin is automatically designated as the receive data input pin.

[2] [3] Receive error processing:
If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transfer cannot be resumed if the ORER flag is set to 1.

[4] SCI status check and receive data read:
Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0.
Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[5] Serial reception continuation procedure:
To continue serial reception, before the MSB (bit 7) of the current frame is received, reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0 should be finished.
However, the RDRF flag is cleared automatically when the DTC is initiated by a receive data full interrupt (RXI) and reads data from RDR.

13.6.5   Simultaneous Serial Data Transmission and Reception (Clock Synchronous Mode)

Figure 13.20 shows a sample flowchart for simultaneous serial transmit and receive operations. After initializing the SCI, the following procedure should be used for simultaneous serial data transmit and receive operations. To switch from transmit mode to simultaneous transmit and receive mode, after checking that the SCI has finished transmission and the TDRE and TEND flags in SSR are set to 1, clear the TE bit in SCR to 0. Then simultaneously set the TE and RE bits to 1 with a single instruction. To switch from receive mode to simultaneous transmit and receive mode, after checking that the SCI has finished reception, clear the RE bit to 0. Then after checking that the RDRF bit in SSR and receive error flags (ORER, FER, and PER) are cleared to 0, simultaneously set the TE and RE bits to 1 with a single instruction.

[1]   SCI initialization:
The TxD pin is designated as the transmit data output pin, and the RxD pin is designated as the receive data input pin, enabling simultaneous transmit and receive operations.

[2]   SCI status check and transmit data write:
Read SSR and check that the TDRE flag is set to 1, then write transmit data to TDR and clear the TDRE flag to 0.
Transition of the TDRE flag from 0 to 1 can also be identified by a TXI interrupt.

[3]   Receive error processing:
If a receive error occurs, read the ORER flag in SSR, and after performing the appropriate error processing, clear the ORER flag to 0. Transmission/reception cannot be resumed if the ORER flag is set to 1.

[4]   SCI status check and receive data read:
Read SSR and check that the RDRF flag is set to 1, then read the receive data in RDR and clear the RDRF flag to 0. Transition of the RDRF flag from 0 to 1 can also be identified by an RXI interrupt.

[5]   Serial transmission/reception continuation procedure:
To continue serial transmission/reception, before the MSB (bit 7) of the current frame is received, finish reading the RDRF flag, reading RDR, and clearing the RDRF flag to 0. Also, before the MSB (bit 7) of the current frame is transmitted, read 1 from the TDRE flag to confirm that writing is possible. Then write data to TDR and clear the TDRE flag to 0.
However, the TDRE flag is checked and cleared automatically when the DTC is initiated by a transmit data empty interrupt (TXI) request and writes data to TDR. Similarly, the RDRF flag is cleared automatically when the DTC is initiated by a receive data full interrupt (RXI) and reads data from RDR.

Note: When switching from transmit or receive operation to simultaneous transmit and receive operations, first clear the TE bit and RE bit to 0, then set both these bits to 1 simultaneously.

Figure 13.20   Sample Flowchart of Simultaneous Serial Transmission and Reception

13.7   Smart Card Interface Description

The SCI supports the IC card (smart card) interface based on the ISO/IEC 7816-3 (Identification Card) standard as an enhanced serial communication interface function. Smart card interface mode can be selected using the appropriate register.

13.7.1   Sample Connection

Figure 13.21 shows a sample connection between the smart card and this LSI. This LSI communicates with the IC card using a single transmission line. When the SMIF bit in SCMR is set to 1, the TxD and RxD pins are interconnected inside the LSI, which makes the RxD pin function as an I/O pin. Pull up the data transmission line to Vcc using a resistor. Setting the RE and TE bits in SCR to 1 with the IC card not connected enables closed transmission/reception allowing self diagnosis. To supply the IC card with the clock pulses generated by the SCI, input the SCK pin output to the CLK pin of the IC card. A reset signal can be supplied via the output port of this LSI.

Figure 13.21   Pin Connection for Smart Card Interface

13.7.2   Data Format (Except in Block Transfer Mode)

Figure 13.22 shows the data transfer formats in smart card interface mode.

- One frame contains 8-bit data and a parity bit in asynchronous mode.
- During transmission, at least 2 etu (elementary time unit: time required for transferring one bit) is secured as a guard time after the end of the parity bit before the start of the next frame.
- If a parity error is detected during reception, a low error signal is output for 1 etu after 10.5 etu has passed from the start bit.
- If an error signal is sampled during transmission, the same data is automatically re-transmitted after two or more etu.

Figure 13.22   Data Formats in Normal Smart Card Interface Mode

For communication with the IC cards of the direct convention and inverse convention types, follow the procedure below.

Figure 13.23   Direct Convention (SDIR = SINV = O/$\overline{\text{E}}$ = 0)

For the direct convention type, logic levels 1 and 0 correspond to states Z and A, respectively, and data is transferred with LSB-first as the start character, as shown in figure 13.23. Therefore, data in the start character in the figure is H'3B. When using the direct convention type, write 0 to both the SDIR and SINV bits in SCMR. Write 0 to the O/$\overline{\text{E}}$ bit in SMR in order to use even parity, which is prescribed by the smart card standard.

Figure 13.24   Inverse Convention (SDIR = SINV = O/$\overline{\text{E}}$ = 1)

For the inverse convention type, logic levels 1 and 0 correspond to states A and Z, respectively and data is transferred with MSB-first as the start character, as shown in figure 13.24. Therefore, data in the start character in the figure is H'3F. When using the inverse convention type, write 1 to both the SDIR and SINV bits in SCMR. The parity bit is logic level 0 to produce even parity, which is prescribed by the smart card standard, and corresponds to state Z. Since the SINV bit of this LSI only inverts data bits D7 to D0, write 1 to the O/$\overline{\text{E}}$ bit in SMR to invert the parity bit in both transmission and reception.

13.7.3   Block Transfer Mode

Block transfer mode is different from normal smart card interface mode in the following respects.

- If a parity error is detected during reception, no error signal is output. Since the PER bit in SSR is set by error detection, clear the bit before receiving the parity bit of the next frame.
- During transmission, at least 1 etu is secured as a guard time after the end of the parity bit before the start of the next frame.
- Since the same data is not re-transmitted during transmission, the TEND flag in SSR is set 11.5 etu after transmission start.
- Although the ERS flag in block transfer mode displays the error signal status as in normal smart card interface mode, the flag is always read as 0 because no error signal is transferred.

RENESAS

13.7.4   Receive Data Sampling Timing and Reception Margin

Only the internal clock generated by the internal baud rate generator can be used as a communication clock in smart card interface mode. In this mode, the SCI can operate using a basic clock with a frequency of 32, 64, 372, or 256 times the bit rate according to the BCP1 and BCP0 settings (the frequency is always 16 times the bit rate in normal asynchronous mode). At reception, the falling edge of the start bit is sampled using the internal basic clock in order to perform internal synchronization. Receive data is sampled at the 16th, 32nd, 186th and 128th rising edges of the basic clock pulses so that it can be latched at the center of each bit as shown in figure 13.25. The reception margin here is determined by the following formula.

$$M = \left| \left(0.5 - \frac{1}{2N}\right) - (L - 0.5) F - \frac{|D - 0.5|}{N}(1 + F) \right| \times 100 \ [\%] \quad \cdots \quad \text{Formula (1)}$$

M: Reception margin (%)
N: Ratio of bit rate to clock (N = 32, 64, 372, 256)
D: Clock duty (D = 0 to 1.0)
L: Frame length (L = 10)
F: Absolute value of clock rate deviation

Assuming values of F = 0, D = 0.5, and N = 372 in formula (1), the reception margin is determined by the formula below.

$$M = (0.5 - 1/2 \times 372) \times 100 \ [\%] = 49.866\%$$

RENESAS

**Figure 13.25   Receive Data Sampling Timing in Smart Card Interface Mode
(When Clock Frequency is 372 Times the Bit Rate)**

13.7.5   Initialization

Before starting transmitting and receiving data, initialize the SCI using the following procedure.
Initialization is also necessary before switching from transmission to reception and vice versa.

1. Clear the TE and RE bits in SCR to 0.
2. Clear the error flags ORER, ERS, and PER in SSR to 0.
3. Set the GM, BLK, O/$\overline{\text{E}}$, BCP1, BCP0, CKS1, and CKS0 bits in SMR appropriately. Also set the PE bit to 1.
4. Set the SMIF, SDIR, and SINV bits in SCMR appropriately. When the SMIF bit is set to 1, the TxD and RxD pins are changed from port pins to SCI pins, placing the pins into high impedance state.
5. Set the value corresponding to the bit rate in BRR.
6. Set the CKE1 and CKE0 bits in SCR appropriately. Clear the TIE, RIE, TE, RE, MPIE, and TEIE bits to 0 simultaneously. When the CKE0 bit is set to 1, the SCK pin is allowed to output clock pulses.
7. Set the TIE, RIE, TE, and RE bits in SCR appropriately after waiting for at least 1 bit interval. Setting prohibited the TE and RE bits to 1 simultaneously except for self diagnosis.

To switch from reception to transmission, first verify that reception has completed, and initialize the SCI. At the end of initialization, RE and TE should be set to 0 and 1, respectively. Reception completion can be verified by reading the RDRF flag or PER and ORER flags. To switch from transmission to reception, first verify that transmission has completed, and initialize the SCI. At the end of initialization, TE and RE should be set to 0 and 1, respectively. Transmission completion can be verified by reading the TEND flag.

13.7.6   Serial Data Transmission (Except in Block Transfer Mode)

Data transmission in smart card interface mode (except in block transfer mode) is different from that in normal serial communication interface mode in that an error signal is sampled and data is re-transmitted. Figure 13.26 shows the data re-transfer operation during transmission.

1. If an error signal from the receiving end is sampled after one frame of data has been transmitted, the ERS bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the ERS bit to 0 before the next parity bit is sampled.
2. For the frame in which an error signal is received, the TEND bit in SSR is not set to 1. Data is re-transferred from TDR to TSR allowing automatic data retransmission.
3. If no error signal is returned from the receiving end, the ERS bit in SSR is not set to 1. In this case, one frame of data is determined to have been transmitted including re-transfer, and the TEND bit in SSR is set to 1. Here, a TXI interrupt request is generated if the TIE bit in SCR is set to 1. Writing transmit data to TDR starts transmission of the next data.

Figure 13.28 shows a sample flowchart for transmission. All the processing steps are automatically performed using a TXI interrupt request to activate the DTC. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt request when TIE in SCR is set. This activates the DTC by a TXI request thus allowing transfer of transmit data if the TXI interrupt request is specified as a source of DTC activation beforehand. The TDRE and TEND flags are automatically cleared to 0 at data transfer by the DTC. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, TEND remains as 0, thus not activating the DTC. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including re-transmission in the case of error occurrence. However, the ERS flag is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC, be sure to set and enable it prior to making SCI settings. See section 7, Data Transfer Controller (DTC) for DTC settings.

Figure 13.26   Data Re-transfer Operation in SCI Transmission Mode

Note that the TEND flag is set in different timings depending on the GM bit setting in SMR, which is shown in figure 13.27.

[Legend]

Ds: Start bit
D0 to D7:Data bits
Dp: Parity bit
DE: Error signal
etu: Element Time Unit (time taken to transfer one bit)

Figure 13.27   TEND Flag Set Timings during Transmission

Figure 13.28   Sample Transmission Flowchart

13.7.7   Serial Data Reception (Except in Block Transfer Mode)

Data reception in smart card interface mode is identical to that in normal serial communication interface mode. Figure 13.29 shows the data re-transfer operation during reception.

1. If a parity error is detected in receive data, the PER bit in SSR is set to 1. Here, an ERI interrupt request is generated if the RIE bit in SCR is set to 1. Clear the PER bit to 0 before the next parity bit is sampled.
2. For the frame in which a parity error is detected, the RDRF bit in SSR is not set to 1.
3. If no parity error is detected, the PER bit in SSR is not set to 1. In this case, data is determined to have been received successfully, and the RDRF bit in SSR is set to 1. Here, an RXI interrupt request is generated if the RIE bit in SCR is set.

Figure 13.30 shows a sample flowchart for reception. All the processing steps are automatically performed using an RXI interrupt request to activate the DTC. In reception, setting the RIE bit to 1 allows an RXI interrupt request to be generated when the RDRF flag is set to 1. This activates DTC by an RXI request thus allowing transfer of receive data if the RXI interrupt request is specified as a source of DTC activate beforehand. The RDRF flag is automatically cleared to 0 at data transfer by DTC. If an error occurs during reception, i.e., either the ORER or PER flag is set to 1, a transmit/receive error interrupt (ERI) request is generated and the error flag must be cleared. If an error occurs, DTC is not activated and receive data is skipped, therefore, the number of bytes of receive data specified in DTC are transferred. Even if a parity error occurs and PER is set to 1 in reception, receive data is transferred to RDR, thus allowing the data to be read.

Note: For operations in block transfer mode, see section 13.4, Operation in Asynchronous Mode.

Figure 13.29   Data Re-transfer Operation in SCI Reception Mode

Figure 13.30   Sample Reception Flowchart

13.7.8   Clock Output Control

Clock output can be fixed using the CKE1 and CKE0 bits in SCR when the GM bit in SMR is set to 1. Specifically, the minimum width of a clock pulse can be specified.

Figure 13.31 shows an example of clock output fixing timing when the CKE0 bit is controlled with GM = 1 and CKE1 = 0.

Figure 13.31   Clock Output Fixing Timing

At power-on and transitions to/from software standby mode, use the following procedure to secure the appropriate clock duty ratio.

At Power-On:

To secure the appropriate clock duty ratio simultaneously with power-on, use the following procedure.

1. Initially, port input is enabled in the high-impedance state. To fix the potential level, use a pull-up or pull-down resistor.
2. Fix the SCK pin to the specified output using the CKE1 bit in SCR.
3. Set SMR and SCMR to enable smart card interface mode.
4. Set the CKE0 bit in SCR to 1 to start clock output.

At Transition from Smart Card Interface Mode to Software Standby Mode:

1. Set the port data register (DR) and data direction register (DDR) corresponding to the SCK pins to the values for the output fixed state in software standby mode.
2. Write 0 to the TE and RE bits in SCR to stop transmission/reception. Simultaneously, set the CKE1 bit to the value for the output fixed state in software standby mode.
3. Write 0 to the CKE0 bit in SCR to stop the clock.
4. Wait for one cycle of the serial clock. In the mean time, the clock output is fixed to the specified level with the duty ratio retained.
5. Make the transition to software standby mode.

At Transition from Software Standby Mode to Smart Card Interface Mode:

1. Cancel software standby mode.
2. Write 1 to the CKE0 bit in SCR to start clock output. A clock signal with the appropriate duty ratio is then generated.

Figure 13.32   Clock Stop and Restart Procedure

13.8   Interrupt Sources

13.8.1   Interrupts in Normal Serial Communication Interface Mode

Table 13.12 shows the interrupt sources in normal serial communication interface mode. A different interrupt vector is assigned to each interrupt source, and individual interrupt sources can be enabled or disabled using the enable bits in SCR.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to allow data transfer. The TDRE flag is automatically cleared to 0 at data transfer by the DTC.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER, PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can activate the DTC to allow data transfer. The RDRF flag is automatically cleared to 0 at data transfer by the DTC.

A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. If a TEI interrupt and a TXI interrupt are requested simultaneously, the TXI interrupt has priority for acceptance. However, note that if the TDRE and TEND flags are cleared simultaneously by the TXI interrupt routine, the SCI cannot branch to the TEI interrupt routine later.

Table 13.12 SCI Interrupt Sources

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	Priority
1	ERI1	Receive error	ORER, FER, PER	Not possible	High
	RXI1	Receive data full	RDRF	Possible	↑
	TXI1	Transmit data empty	TDRE	Possible	
	TEI1	Transmit end	TEND	Not possible	
3	ERI3	Receive error	ORER, FER, PER	Not possible	
	RXI3	Receive data full	RDRF	Possible	
	TXI3	Transmit data empty	TDRE	Possible	
	TEI3	Transmit end	TEND	Not possible	Low

13.8.2 Interrupts in Smart Card Interface Mode

Table 13.13 shows the interrupt sources in smart card interface mode. A TEI interrupt request cannot be used in this mode.

Table 13.13 SCI Interrupt Sources

Channel	Name	Interrupt Source	Interrupt Flag	DTC Activation	Priority
1	ERI1	Receive error, error signal detection	ORER, PER, ERS	Not possible	High
	RXI1	Receive data full	RDRF	Possible	
	TXI1	Transmit data empty	TEND	Possible	
3	ERI3	Receive error, error signal detection	ORER, PER, ERS	Not possible	
	RXI3	Receive data full	RDRF	Possible	
	TXI3	Transmit data empty	TEND	Possible	Low

Data transmission/reception using the DTC is also possible in smart card interface mode, similar to in the normal SCI mode. In transmission, the TEND and TDRE flags in SSR are simultaneously set to 1, thus generating a TXI interrupt request. This activates the DTC by a TXI interrupt request thus allowing transfer of transmit data if the TXI interrupt request is specified as a source of DTC activation beforehand. The TDRE and TEND flags are automatically cleared to 0 at data transfer by the DTC. If an error occurs, the SCI automatically re-transmits the same data. During re-transmission, the TEND flag remains as 0, thus not activating the DTC. Therefore, the SCI and DTC automatically transmit the specified number of bytes, including re-transmission in the case of error occurrence. However, the ERS flag in SSR, which is set at error occurrence, is not automatically cleared; the ERS flag must be cleared by previously setting the RIE bit in SCR to 1 to enable an ERI interrupt request to be generated at error occurrence.

When transmitting/receiving data using the DTC, be sure to set and enable the DTC prior to making SCI settings. For DTC settings, see section 7, Data Transfer Controller (DTC).

In reception, an RXI interrupt request is generated when the RDRF flag in SSR is set to 1. This activates the DTC by an RXI interrupt request thus allowing transfer of receive data if the RXI interrupt request is specified as a source of DTC activation beforehand. The RDRF flag is automatically cleared to 0 at data transfer by the DTC. If an error occurs, the RDRF flag is not set but the error flag is set. Therefore, the DTC is not activated and an ERI interrupt request is issued to the CPU instead; the error flag must be cleared.

13.9   Usage Notes

13.9.1   Module Stop Mode Setting

SCI operation can be disabled or enabled using the module stop control register. The initial setting is for SCI operation to be halted. Register access is enabled by clearing module stop mode. For details, see section 24, Power-Down Modes.

13.9.2   Break Detection and Processing

When framing error detection is performed, a break can be detected by reading the RxD pin value directly. In a break, the input from the RxD pin becomes all 0s, and so the FER flag in SSR is set, and the PER flag may also be set. Note that, since the SCI continues the receive operation even after receiving a break, even if the FER flag is cleared to 0, it will be set to 1 again.

13.9.3   Mark State and Break Sending

When the TE bit in SCR is 0, the TxD pin is used as an I/O port whose direction (input or output) and level are determined by DR and DDR of the port. This can be used to set the TxD pin to mark state (high level) or send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both DDR and DR to 1. Since the TE bit is cleared to 0 at this point, the TxD pin becomes an I/O port, and 1 is output from the TxD pin. To send a break during serial transmission, first set DDR to 1 and DR to 0, and then clear the TE bit to 0. When the TE bit is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TxD pin becomes an I/O port, and 0 is output from the TxD pin.

13.9.4   Receive Error Flags and Transmit Operations (Clock Synchronous Mode Only)

Transmission cannot be started when a receive error flag (ORER, FER, or RER) in SSR is set to 1, even if the TDRE flag in SSR is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that the receive error flags cannot be cleared to 0 even if the RE bit in SCR is cleared to 0.

13.9.5   Relation between Writing to TDR and TDRE Flag

Data can be written to TDR irrespective of the TDRE flag status in SSR. However, if the new data is written to TDR when the TDRE flag is 0, that is, when the previous data has not been transferred to TSR yet, the previous data in TDR is lost. Be sure to write transmit data to TDR after verifying that the TDRE flag is set to 1.

RENESAS

13.9.6   Restrictions on Using DTC

When the external clock source is used as a synchronization clock, update TDR by the DTC and wait for at least five ϕ clock cycles before allowing the transmit clock to be input. If the transmit clock is input within four clock cycles after TDR modification, the SCI may malfunction (figure 13.33).

When using the DTC to read RDR, be sure to set the receive end interrupt source (RXI) as a DTC activation source.

Note: When external clock is supplied, t must be more than four clock cycles.

Figure 13.33   Sample Transmission using DTC in Clock Synchronous Mode

13.9.7   SCI Operations during Mode Transitions

Transmission: Before making the transition to module stop or software standby mode, stop all transmit operations (TE = TIE = TEIE = 0). TSR, TDR, and SSR are reset. The states of the output pins during each mode depend on the port settings, and the pins output a high-level signal after mode cancellation. If the transition is made during data transmission, the data being transmitted will be undefined.

To transmit data in the same transmission mode after mode cancellation, set TE to 1, read SSR, write to TDR, clear TDRE in this order, and then start transmission. To transmit data in a different transmission mode, initialize the SCI first.

Figure 13.34 shows a sample flowchart for mode transition during transmission. Figures 13.35 and 13.36 show the pin states during transmission.

Before making the transition from the transmission mode using DTC transfer to module stop or software standby mode, stop all transmit operations (TE = TIE = TEIE = 0). Setting TE and TIE to 1 after mode cancellation generates a TXI interrupt request to start transmission using the DTC.

Figure 13.34   Sample Flowchart for Mode Transition during Transmission

[1] Data being transmitted is lost halfway. Data can be normally transmitted from the CPU by setting TE to 1, reading SSR, writing to TDR, and clearing TDRE to 0 after mode cancellation; however, if the DTC has been initiated, the data remaining in DTC RAM will be transmitted when TE and TIE are set to 1.

[2] Also clear TIE and TEIE to 0 when they are 1.

[3] Module stop mode is included.

**Figure 13.35   Pin States during Transmission in Asynchronous Mode
(Internal Clock)**

Figure 13.36   Pin States during Transmission in Clock Synchronous Mode (Internal Clock)

Reception: Before making the transition to module stop or software standby mode, stop reception (RE = 0). RSR, RDR, and SSR are reset. If transition is made during data reception, the data being received will be invalid.

To receive data in the same reception mode after mode cancellation, set RE to 1, and then start reception. To receive data in a different reception mode, initialize the SCI first.

Figure 13.37 shows a sample flowchart for mode transition during reception.

Figure 13.37   Sample Flowchart for Mode Transition during Reception

13.9.8   Notes on Switching from SCK Pins to Port Pins

When SCK pins are switched to port pins after transmission has completed, pins are enabled for port output after outputting a low pulse of half a cycle as shown in figure 13.38.

Figure 13.38   Switching from SCK Pins to Port Pins

To prevent the low pulse output that is generated when switching the SCK pins to the port pins, specify the SCK pins for input (pull up the SCK/port pins externally), and follow the procedure below with DDR = 1, DR = 1, C/$\overline{A}$ = 1, CKE1 = 0, CKE1 = 0, and TE = 1.

1. End serial data transmission
2. TE bit = 0
3. CKE1 bit = 1
4. C/$\overline{A}$ bit = 0 (switch to port output)
5. CKE1 bit = 0

Figure 13.39   Prevention of Low Pulse Output at Switching from SCK Pins to Port Pins

Section 14   CRC Operation Circuit (CRC)

This LSI has a cyclic redundancy check (CRC) operation circuit to enhance the reliability of data transfer in high-speed communications, etc. The CRC operation circuit detects errors in data blocks.

14.1   Features

The features of the CRC operation circuit are listed below.

- CRC code generated for any desired data length in an 8-bit unit
- CRC operation executed on eight bits in parallel
- One of three generating polynomials selectable
- CRC code generation for LSB-first or MSB-first communication selectable

Figure 14.1 is a block diagram of the CRC operation circuit.

Figure 14.1   Block Diagram of CRC Operation Circuit

14.2   Register Descriptions

The CRC operation circuit has the following registers.

- CRC control register (CRCCR)
- CRC data input register (CRCDIR)
- CRC data output register (CRCDOR)

14.2.1   CRC Control Register (CRCCR)

CRCCR initializes the CRC operation circuit, switches the operation mode, and selects the generating polynomial.

Bit	Bit Name	Initial Value	R/W	Description
7	DORCLR	0	W	CRCDOR Clear
				Setting this bit to 1 clears CRCDOR to H$'$0000.
6 to 3	—	All 0	R	Reserved
				The initial value should not be changed.
2	LMS	0	R/W	CRC Operation Switch
				Selects CRC code generation for LSB-first or MSB-first communication.
				0: Performs CRC operation for LSB-first communication. The lower byte (bits 7 to 0) is first transmitted when CRCDOR contents (CRC code) are divided into two bytes to be transmitted in two parts.
				1: Performs CRC operation for MSB-first communication. The upper byte (bits 15 to 8) is first transmitted when CRCDOR contents (CRC code) are divided into two bytes to be transmitted in two parts.
1	G1	0	R/W	CRC Generating Polynomial Select
0	G0	0	R/W	These bits select the polynomial.
				00: Reserved
				01: $X^8 + X^2 + X + 1$
				10: $X^{16} + X^{15} + X^2 + 1$
				11: $X^{16} + X^{12} + X^5 + 1$

RENESAS

14.2.2   CRC Data Input Register (CRCDIR)

CRCDIR is an 8-bit readable/writable register, to which the bytes to be CRC-operated are written. The result is obtained in CRCDOR.

14.2.3   CRC Data Output Register (CRCDOR)

CRCDOR is a 16-bit readable/writable register that contains the result of CRC operation when the bytes to be CRC-operated are written to CRCDIR after CRCDOR is cleared. When the CRC operation result is additionally written to the bytes to which CRC operation is to be performed, the CRC operation result will be H'0000 if the data contains no CRC error. When bits 1 and 0 in CRCCR are set to G1 = 0 and G0 = 1, respectively, the lower byte of this register contains the result.

14.3   CRC Operation Circuit Operation

The CRC operation circuit generates a CRC code for LSB-first/MSB-first communications. An example in which a CRC code for hexadecimal data H'F0 is generated using the $X^{16} + X^{12} + X^5 + 1$ polynomial with the G1 and G0 bits in CRCCR set to B'11 is shown below.

Figure 14.2   LSB-First Data Transmission

1. Write H'87 to CRCCR

	7							0
CRCCR	1	0	0	0	0	1	1	1

CRCDOR clearing

	7							0
CRCDORH	0	0	0	0	0	0	0	0
CRCDORL	0	0	0	0	0	0	0	0

2. Write H'F0 to CRCDIR

	7							0
CRCDIR	1	1	1	1	0	0	0	0

CRC code generation

	7							0
CRCDORH	1	1	1	0	1	1	1	1
CRCDORL	0	0	0	1	1	1	1	1

3. Read from CRCDOR

      CRC code = H'EF1F

4. Serial transmission (MSB first)

Figure 14.3   MSB-First Data Transmission

Figure 14.4   LSB-First Data Reception

1. Serial reception (MSB first)

Data | CRC code

7							0	7							0	7							0
Input ← | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

F   0   E   F   1   F

2. Write H'87 to CRCCR

CRCCR

7							0
1	0	0	0	0	1	1	1

⇓ CRCDOR clearing

7							0
CRCDORH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
CRCDORL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

3. Write H'F0 to CRCDIR

CRCDIR

7							0
1	1	1	1	0	0	0	0

⇓ CRC code generation

7							0
CRCDORH | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
CRCDORL | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

4. Write H'EF to CRCDIR

CRCDIR

7							0
1	1	1	0	1	1	1	1

⇓ CRC code generation

7							0
CRCDORH | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
CRCDORL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

5. Write H'1F to CRCDIR

CRCDIR

7							0
0	0	0	1	1	1	1	1

⇓ CRC code generation

7							0
CRCDORH | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
CRCDORL | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

6. Read from CRCDOR

CRC code = H'0000 → No error

Figure 14.5   MSB-First Data Reception

14.4   Note on CRC Operation Circuit

Note that the sequence to transmit the CRC code differs between LSB-first transmission and MSB-first transmission.

Figure 14.6   LSB-First and MSB-First Transmit Data

Section 15   Serial Communication Interface with FIFO (SCIF)

This LSI has single-channel serial communication interface with FIFO buffers (SCIF) that supports asynchronous serial communication.

The SCIF enables asynchronous serial communication with standard asynchronous communication LSIs such as a Universal Asynchronous Receiver/Transmitter (UART). The SCIF also has independent 16-stage FIFO buffers for transmission and reception to provide efficient high-speed continuous communication.

In addition, the SCIF can be connected to the LPC interface for direct control from the LPC host.

15.1   Features

- Full-duplex communication:

  The transmitter and receiver are independent, enabling transmission and reception to be executed simultaneously. Both the transmitter and receiver use 16-stage FIFO buffering, enabling continuous transmission and continuous reception of serial data.
- On-chip baud rate generator allows any bit rate to be selected
- Modem control function (only for $\overline{\text{CTS}}$ and $\overline{\text{RTS}}$)
- Data length: Selectable from 5, 6, 7, and 8 bits
- Parity: Selectable from even parity, odd parity, and no parity
- Stop bit length: Selectable from 1, 1.5, and 2 bits
- Receive error detection: Parity, overrun, and framing errors
- Break detection

RENESAS

Figure 15.1 shows a block diagram of the SCIF.

Figure 15.1 Block Diagram of SCIF

15.2   Input/Output Pins

Table 15.1 lists the SCIF input/output pins.

Table 15.1   Pin Configuration

Pin Name	Port	Input/Output	Function
TxDF	P50	Output	Transmit data output
RxDF	P51	Input	Receive data input
CTS	P64	Input	Transmission permission input
RTS	P65	Output	Transmission request output

15.3   Register Descriptions

The SCIF has the following registers. The register configuration of the SCIF is shown below. Access to the registers is switched by the SCIFE bit in HICR5 and bit 3 in SUBMSTPBL. For details, see table 15.2. For the SCIF address registers H and L (SCIFADRH, SCIFADRL) and SERIRQ control register 4 (SIRQCR4), see section 18, LPC Interface (LPC).

- Host interface control register 5 (HICR5)
- Receive buffer register (FRBR)
- Transmitter holding register (FTHR)
- Divisor latch L (FDLL)
- Interrupt enable register (FIER)
- Divisor latch H (FDLH)
- Interrupt identification register (FIIR)
- FIFO control register (FFCR)
- Line control register (FLCR)
- Modem control register (FMCR)
- Line status register (FLSR)
- Modem status register (FMSR)
- Scratch pad register (FSCR)
- SCIF control register (SCIFCR)
- SCIF address register H (SCIFADRH)
- SCIF address register L (SCIFADRL)
- SERIRQ control register 4 (SIRQCR4)

Table 15.2   Register Access

SCIFE Bit in HICR5	0		1	
Bit 3 in SUBMSTPBL	**0**	**1**	**0**	**1**
SCIFCR	H8S CPU access*[2]	Access disabled	H8S CPU access*[2]	Access disabled
Other than SCIFCR	H8S CPU access*[2]	Access disabled	LPC access*[1]	LPC access*[1]

Notes: 1.   When LPC access is set, writing from the H8S CPU is disabled. The read value is H'FF.
2.   When H8S CPU access is set, writing from the LPC is disabled. The read value is H'00.

RENESAS

15.3.1 Receive Shift Register (FRSR)

FRSR is a register that receives data and converts serial data input from the RxDF pin to parallel data. It stores the data in the order received from the LSB (bit 0). When one frame of serial data has been received, the data is transferred to FRBR.

FRSR cannot be read from the CPU/LPC interface.

15.3.2 Receive Buffer Register (FRBR)

FRBR is an 8-bit read-only register that stores received serial data. It can read data correctly when the DR bit in FLSR is set.

When the FIFO is disabled, the data in FRBR must be read before the next data is received. If new data is received before the remaining data is read, the data is overwritten, resulting in an overrun error.

When this register is read with the FIFO enabled, the first buffer of the receive FIFO is read. When the receive FIFO becomes full, the subsequent receive data is lost, resulting in an overrun error.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R	Stores received serial data. The data is 16 bytes when the FIFO is enabled.

15.3.3 Transmitter Shift Register (FTSR)

FTSR is a register that converts parallel data from the TxDF pin to serial data and then transmits the serial data. When one frame transmission of serial data is completed, the next data is transferred from FTHR. The serial data is transmitted from the LSB (bit 0).

FTSR cannot be written from the H8S CPU/LPC interface.

15.3.4 Transmitter Holding Register (FTHR)

FTHR is an 8-bit write-only register that stores serial transmit data. It is accessible when the DLAB bit in FLCR is 0. Write transmit data while the THRE bit in FLCR is set to 1.

Data can be written to FTHR when the THRE bit is set with the FIFO disabled. If data is written to FTHR when the THRE bit is not set, the data is overwritten.

While the THRE bit is set with the FIFO enabled, up to 16 bytes of data can be written. If data is written with the FIFO full, the written data is lost.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	—	W	Stores serial data to be transmitted. The data is 16 bytes when the FIFO is enabled.

15.3.5 Divisor Latch H, L (FDLH, FDLL)

The FDLH and FDLL are registers used to set the baud rate. They are accessible when the DLAB bit in FLCR is 1. Frequency division ranging from 1 to $(2^{16} - 1)$ can be set with these registers. The frequency divider circuit stops when both of FDLH and FDLL are 0 (initial value).

- FDLH

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Upper 8 bits of divisor latch

- FDLL

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Lower 8 bits of divisor latch

Baud rate = (Clock frequency input to baud rate generator) / ($16 \times$ divisor value)

RENESAS

15.3.6   Interrupt Enable Register (FIER)

FIER is a register that enables or disables interrupts. It is accessible when the DLAB bit in FLCR is 0.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	R	Reserved
				These bits are always read as 0. The initial value should not be changed.
3	EDSSI	0	R/W	Modem Status Interrupt Enable
				0: Modem status interrupt disabled
				1: Modem status interrupt enabled
2	ELSI	0	R/W	Receive Line Status Interrupt Enable
				0: Receive line status interrupt disabled
				1: Receive line status interrupt enabled
1	ETBEI	0	R/W	FTHR Empty Interrupt Enable
				0: FTHR empty interrupt disabled
				1: FTHR empty interrupt enabled
0	ERBFI	0	R/W	Receive Data Ready Interrupt Enable
				A character timeout interrupt is included when the FIFO is enabled.
				0: Receive data ready interrupt disabled
				1: Receive data ready interrupt enabled

15.3.7   Interrupt Identification Register (FIIR)

FIIR consists of bits that identify interrupt sources. For details, see table 15.3.

Bit	Bit Name	Initial Value	R/W	Description
7	FIFOE1	0	R	FIFO Enable 0, 1
6	FIFOE0	0	R	These bits indicate the transmit/receive FIFO setting.
				00: Transmit/receive FIFOs disabled
				11: Transmit/receive FIFOs enabled
5, 4	—	All 0	R	Reserved
				These bits are always read as 0. The initial value should not be changed.
3	INTID2	0	R	Interrupt ID2, ID1, ID0
2	INTID1	0	R	These bits Indicate the interrupt of the highest priority among the pending interrupts.
1	INTID0	0	R	
				000: Modem status
				001: FTHR empty
				010: Receive data ready
				011: Receive line status
				110: Character timeout (when the FIFO is enabled)
0	INTPEND	1	R	Interrupt Pending
				Indicates whether one or more interrupts are pending.
				0: Interrupt pending
				1: No interrupt pending

Table 15.3   Interrupt Control Function

FIIR					Setting/Clearing of Interrupt		
INTID							Clearing of
2	1	0	INTPEND	Priority	Type of Interrupt	Interrupt Source	Interrupt
0	0	0	1	—	No interrupt	None	—
0	1	1	0	1 (high)	Receive line status	Overrun error, parity error, framing error, break interrupt	FLSR read
0	1	0	0	2	Receive data ready	Receive data remaining, FIFO trigger level	FRBR read or receive FIFO is below trigger level.
1	1	0	0	2	Character timeout (with FIFO enabled)	No data is input to or output from the receive FIFO for the 4-character time period while one or more characters remain in the receive FIFO.	FRBR read
0	0	1	0	3	FTHR empty	FTHR empty	FIIR read or FTHR write
0	0	0	0	4 (low)	Modem status	CTS	FMSR read

15.3.8   FIFO Control Register (FFCR)

FFCR is a write-only register that controls transmit/receive FIFOs.

Bit	Bit Name	Initial Value	R/W	Description
7	RCVRTRIG1	0	W	Receive FIFO Interrupt Trigger Level 1, 0
6	RCVRTRIG0	0	W	These bits set the trigger level of the receive FIFO interrupt.
				00: 1 byte
				01: 4 bytes
				10: 8 bytes
				11: 14 bytes
5, 4	—	—	—	Reserved
				These bits cannot be modified.
3	DMAMODE	0	—	DMA Mode
				This bit is not supported. The initial value should not be changed.
2	XMITFRST	0	W	Transmit FIFO Reset
				The transmit FIFO data is cleared when 1 is written. However, FTSR data is not cleared. This bit is automatically cleared.
1	RCVRFRST	0	W	Receive FIFO Reset
				The receive FIFO data is cleared when 1 is written. However, FRSR data is not cleared.
				This bit is automatically cleared.
0	FIFOE	0	W	FIFO Enable
				0: Transmit/receive FIFOs disabled
				All bytes of these FIFOs are cleared.
				1: Transmit/receive FIFOs enabled

15.3.9   Line Control Register (FLCR)

FLCR sets formats of the transmit/receive data.

Bit	Bit Name	Initial Value	R/W	Description
7	DLAB	0	R/W	Divisor Latch Address
				FDLL and FDLH are placed at the same addresses as the FRBR/FTHR and FIER addresses. This bit selects which register is to be accessed.
				0: FRBR/FTHR and FIER access enabled
				1: FDLL and FDLH access enabled
6	BREAK	0	R/W	Break Control
				Generates a break by driving the serial output signal TxDF low.
				The break state is released by clearing this bit.
				0: Break released
				1: Break generated
5	STICK PARITY	0	R	Stick Parity
				This bit is not supported in this LSI.
				This bit is always read as 0. The initial value should not be changed.
4	EPS	0	R/W	Parity Select
				Selects even or odd parity when the PEN bit is 1.
				0: Odd parity
				1: Even parity
3	PEN	0	R/W	Parity Enable
				Selects whether to add a parity bit for data transmission and whether to perform a parity check for data reception.
				0: No parity bit added/parity check disabled
				1: Parity bit added/parity check enabled

Bit	Bit Name	Initial Value	R/W	Description
2	STOP	0	R/W	Stop Bit
				Specifies the stop bit length for data transmission. For data reception, only the first stop bit is checked regardless of the setting.
				0: 1 stop bit
				1: 1.5 stop bits (data length: 5 bits) or 2 stop bits (data length: 6 to 8 bits)
1	CLS1	0	R/W	Character Length Select 0, 1
0	CLS0	0	R/W	These bits specify transmit/receive character data length.
				00: Data length is 5 bits
				01: Data length is 6 bits
				10: Data length is 7 bits
				11: Data length is 8 bits

15.3.10   Modem Control Register (FMCR)

FMCR controls output signals.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 0	R	Reserved
				These bits are always read as 0. The initial value should not be changed.
4	LOOP BACK	0	R/W	Loopback Test
				The transmit data output is internally connected to the receive data input, and the transmit data output pin (RxDF) becomes 1. The receive data input pin is disconnected from external sources. The modem control input pin, $\overline{\text{CTS}}$, is disconnected from the external sources, and the pin is internally connected to the modem control output signal, $\overline{\text{RTS}}$. The transmit data is received immediately in loopback mode. Enabling/disabling of interrupts is set by the OUT2LOOP bit in SCIFCR and FIER.
				0: Loopback function disabled
				1: Loopback function enabled

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
3	OUT2	0	R/W	$\overline{\text{OUT2}}$
				• Normal operation
				Enables or disables the SCIF interrupt.
				0: Interrupt disabled
				1: Interrupt enabled
2	OUT1	0	R/W	$\overline{\text{OUT1}}$
				• Normal operation
				No effect on operation
1	RTS	0	R/W	Request to Send
				Controls the $\overline{\text{RTS}}$ output.
				0: $\overline{\text{RTS}}$ output is high level
				1: $\overline{\text{RTS}}$ output is low level
0	—	—	—	Reserved

RENESAS

15.3.11   Line Status Register (FLSR)

FLSR is a read-only register that indicates the status information of data transmission.

Bit	Bit Name	Initial Value	R/W	Description
7	RXFIFOERR	0	R	Receive FIFO Error
				Indicates that at least one data error (parity error, framing error, or break interrupt) has occurred when the FIFO is enabled.
				0: No receive FIFO error
				[Clearing condition]
				When FRBR is read or FLSR is read while there is no remaining data that could cause an error after an FIFO clear.
				1: A receive FIFO error
				[Setting condition]
				When at least one data error (parity error, framing error, or break interrupt) has occurred in the FIFO
6	TEMT	1	R	Transmitter Empty
				Indicates whether transmit data remains.
				• When the FIFO is disabled
				0: Transmit data remains in FTHR or FTSR.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in FTHR and FTSR.
				[Setting condition]
				When no transmit data remains in FTHR and FTSR.
				• When the FIFO is enabled
				0: Transmit data remains in the transmit FIFO or FTSR.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in the transmit FIFO and FTSR.
				[Setting condition]
				When no transmit data remains in the transmit FIFO and FTSR

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
5	THRE	1	R	FTHR Empty
				Indicates that FTHR is ready to accept new data for transmission.
				• When the FIFO is enabled
				0: Transmit data of one or more bytes remains in the transmit FIFO.
				[Clearing condition]
				Transmit data is written to FTHR.
				1: No transmit data remains in the transmit FIFO.
				[Setting condition]
				When the transmit FIFO becomes empty
				• When the FIFO is disabled
				0: Transmit data remains in FTHR.
				[Clearing condition]
				Transmit data is written to FTHR
				1: No transmit data in FTHR
				[Setting condition]
				When data transfer from FTHR to FTSR is completed
4	BI	0	R	Break Interrupt
				Indicates detection of the receive data break signal. When the FIFO is enabled, a break interrupt occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer. Reception of the next data starts after the input receive data becomes mark and a valid start bit is received.
				0: Break signal not detected
				[Clearing condition]
				FLSR read
				1: Break signal detected
				[Setting condition]
				When input receive data stays at space (low level) for a reception time exceeding the length of one frame

Bit	Bit Name	Initial Value	R/W	Description
3	FE	0	R	Framing Error
				Indicates that the stop bit of the receive data is invalid. When the FIFO is enabled, this error occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer. The UART attempts resynchronization after a framing error occurs. The UART, which assumes that the framing error is due to the next start bit, samples the start bit and treats it as a start bit.
				0: No framing error
				[Clearing condition]
				FLSR read
				1: A framing error
				[Setting condition]
				Invalid stop bit in the receive data
2	PE	0	R	Parity Error
				This bit indicates a parity error in the receive data when the PEN bit in FLCR is 1. When the FIFO is enabled, this error occurs in any receive data in the FIFO, and this bit is set when the receive data is in the first FIFO buffer.
				0: No parity error
				[Clearing condition]
				FLSR read
				If this bit is set during an overrun error, read FLSR twice.
				1: A parity error
				[Setting condition]
				Detection of parity error in receive data

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	OE	0	R	Overrun Error
				Indicates occurrence of an overrun error.
				• When the FIFO is disabled
				When reception of the next data has been completed without the receive data in FRBR having been read, an overrun error occurs and the previous data is lost.
				• When the FIFO is enabled
				When the FIFO is full and reception of the next data has been completed, an overrun error occurs. The FIFO data is retained, but the last received data is lost.
				0: No overrun error
				[Clearing condition]
				FLSR read
				1: An overrun error
				[Setting condition]
				Occurrence of an overrun error
0	DR	0	R	Data Ready
				Indicates that receive data is stored in FRBR or the FIFO.
				0: No receive data
				[Clearing condition]
				FRBR is read or all of the FIFO data is read.
				1: Receive data remains.
				[Setting condition]
				Reception of data

15.3.12   Modem Status Register (FMSR)

FMSR is a read-only register that indicates the status of or a change in the modem control pins.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	—	—	Reserved
4	CTS	0	R	Clear to Send
				Indicates the inverted state of the $\overline{\text{CTS}}$ input pin.
3 to 1	—	—	—	Reserved
0	DCTS	0	R	Delta Clear to Send Indicator
				Indicates a change in the $\overline{\text{CTS}}$ input signal after the DCTS bit is read.
				0: No change in the $\overline{\text{CTS}}$ input signal after FMSR read
				[Clearing condition]
				FMSR read
				1: A change in the $\overline{\text{CTS}}$ input signal after FMSR read
				[Setting condition]
				A change in the $\overline{\text{CTS}}$ input signal

15.3.13   Scratch Pad Register (FSCR)

FSCR is not used for SCIF control, but is used to temporarily store program data.

Bit	Bit Name	Initial Value	R/W	Description
7 to 0	Bit 7 to bit 0	All 0	R/W	Temporarily stores program data.

RENESAS

15.3.14   SCIF Control Register (SCIFCR)

SCIFCR controls SCIF operations, and is accessible only from the CPU.

Bit	Bit Name	Initial Value	R/W	Description
7	SCIFOE1	0	R/W	These bits enable or disable PORT output of the SCIF. The PORT function differs according to the combination with the SCIF bit in HICR5 of the LPC.
6	SCIFOE0	0	R/W	
				For details, see table 15.4.
5	—	0	R/W	Reserved
				Do not change the initial value.
4	OUT2LOOP	0	R/W	Enables or disables interrupts during a loopback test.
				0: Interrupt enabled
				1: Interrupt disabled
3	CKSEL1	0	R/W	These bits select the clock (SCLK) to be input to the baud rate generator.
2	CKSEL0	0	R/W	
				00: LCLK divided by 18
				01: System clock divided by 11
				10: Reserved for LCLK (not selectable)
				11: Reserved for system clock (not selectable)
1	SCIFRST	0	R/W	Resets the baud rate generator, FRSR, and FTSR.
				0: Normal operation
				1: Reset
0	REGRST	0	R/W	Resets registers (except SCIFCR) accessible from the H8S CPU or LPC interface.
				0: Normal operation
				1: Reset

Table 15.4   SCIF Output Setting

Bit SCIFE in HICR5	0				1			
SCIFOE1	0		1		0		1	
SCIFOE0	0	1	0	1	0	1	0	1
P65 pin	PORT	PORT	$\overline{\text{RTS}}$	PORT	$\overline{\text{RTS}}$	PORT	$\overline{\text{RTS}}$	PORT
P50 pin	PORT	PORT	TxDF	TxDF	TxDF	TxDF	TxDF	TxDF

Note: P51 and P64 are input to the SCIF even when the outputs on the P65 and P50 pins are set to PORT.

15.4   Operation

15.4.1   Baud Rate

The SCIF includes a baud rate generator and can set the desired baud rate using registers FDLH, FDLL, and the CKSEL bit in SCIFCR. Table 15.5 shows an example of baud rate settings.

Table 15.5   Example of Baud Rate Settings

CKSEL1, CKSEL0	00		01	
	LCLK		System Clock	
	(33 MHz) divided by 18		(34 MHz) divided by 11	
Baud rate	FDLH, FDLL (Hex)	Error (%)	FDLH, FDLL (Hex)	Error (%)
50	0900	-0.54 %	H'0F18	-0.01%
75	0600	-0.54 %	H'0A10	-0.01%
110	0417	-0.51 %	H'06DC	0.01%
300	0180	-0.54 %	H'0284	-0.01%
600	00C0	-0.54 %	H'0142	-0.01%
1200	0060	-0.54 %	H'00A1	-0.01%
1800	0040	-0.54 %	H'006B	0.30%
2400	0030	-0.54 %	H'0050	0.62%
4800	0018	-0.54 %	H'0028	0.62%
9600	000C	-0.54 %	H'0014	0.62%
14400	0008	-0.54 %	H'000D	—
19200	0006	-0.54 %	H'000A	0.62%
38400	0003	-0.54 %	H'0005	0.62%
57600	0002	-0.54 %	H'0003	—
115200	0001	-0.54 %	H'0002	—

15.4.2   Operation in Asynchronous Communication

Figure 15.2 illustrates the typical format for asynchronous serial communication. One frame consists of a start bit (low level), followed by transmit/receive data (LSB-first: from the least significant bit), a parity bit, and a stop bit (high level). In asynchronous serial communication, the transmission line is usually held high in the mark state (high level). The SCIF monitors the transmission line, and when it detects the space state (low level), recognizes a start bit and starts serial communication. Inside the SCIF, the transmitter and receiver are independent units, enabling full-duplex communication. Both of the transmitter and receiver also have a 16-stage FIFO buffered structure so that data can be read or written during transmission or reception, enabling continuous data transmission and reception.

**Figure 15.2   Data Format in Serial Transmission/Reception
(Example with 8-Bit Data, Parity and 2 Stop Bits)**

15.4.3   Initialization of the SCIF

(1)   Initialization of the SCIF

Use an example of the flowchart in figure 15.3 to initialize the SCIF before transmitting or receiving data.

Figure 15.3   Example of Initialization Flowchart

(2)   Serial Data Transmission

Figure 15.4 shows an example of the data transmission flowchart.

[1] Confirm that the THRE flag in FLSR is 1, and write transmit data to FTHR. When FIFOs are used, write 1-byte to 16-byte transmit data. When the OUT2 bit in FMCR and the ETBEI bit in FIER are set to 1, an FTHR empty interrupt occurs. When data is written to FTHR, it is transferred automatically to FTSR. The data is then transmitted from the FTxD pin in the order of the start bit, transmit data, parity bit, and stop bit.

[2] Read the TEMT flag in FLSR, and confirm that TEMT is set to 1 to ensure that all transmit data has been transmitted.

[3] To output a break at the end of serial transmission, set the BREAK bit in FLCR to 1. After completion of the break time, clear the BREAK bit in FLCR to 0 to clear the break.

Figure 15.4   Example of Data Transmission Flowchart

(3)   Serial Data Reception

Figure 15.5 shows an example of the data reception flowchart.

[1]   Confirm that the DR flag in FLSR is 1 to ensure that receive data is in the buffer. When the OUT2 bit in FMCR and the ERBFI bit in FIER are set to 1, a receive data ready interrupt occurs.

[2]   Read the RXFIFOERR, BI, FE, PE, and OE flags in FLSR to ensure that no error has occurred. If an error has occurred, perform error processing. When the OUT2 bit in FMCR and the ELSI bit in FIER are set to 1, a receive line status interrupt occurs.

[3]   Read the receive data in FRBR.

[4]   Check the DR flag in FLSR. When the DR flag is cleared to 0 and all data has been read, data reception is complete.

Figure 15.5   Example of Data Reception Flowchart

15.4.4   Data Transmission/Reception with Flow Control

The following shows examples of data transmission/reception for flow control using CTS and RTS.

(1)   Initialization

Figure 15.6 shows an example of the initialization flowchart.

Figure 15.6   Example of Initialization Flowchart

[1] Select an input clock with the CKSEL1 and CKSEL0 bits in SCIFCR. Set the SCIF input/output pins with the SCIFOE1 and SCIFOE0 bits in SCIFCR.

[2] Set the DLAB bit in FLCR to 1 to enable access to FDLL and FDLH.

[3] The initial value of FDLL and FDLH is 0. Set a value within the range from 1 to 65535.

[4] Clear the DLAB bit in FLCR to 0 to disable access to FDLL and FDLH.

[5] Select parity with the EPS and PEN bits in FLCR, and set the stop bit with the STOP bit in FLCR. Then, set the data length with the CLS1 and CLS0 bits in FLCR. Set the FIFOE bit in FFCR to 1 to enable the FIFO.

[6] Set the receive FIFO trigger level with the RCVRTRIG1 and RCVRTRIG0 bits in FFCR. Select the best trigger level to prevent an overflow of the receive FIFO.

[7] Set the EDSSI and ERBFI bits in FIER to 1 to enable a modem status interrupt and receive data ready interrupt.

[8] Set the RTS bit in FMCR to 1.

The flowchart boxes read:
- Start initialization
- Clear module stop
- Set SCIFCR [1]
- Set DLAB bit in FLCR to 1 [2]
- Set FDLH and FDLL [3]
- Clear DLAB bit in FLCR to 0 [4]
- Set data transfer format in FLCR [5]
- Set FIFO with FFCR [6]
- Set interrupt enable bits in FIER [7]
- Set RTS bit in FMCR to 1 [8]
- (Transmission/reception standby flow)

(2)   Data Transmission/Reception Standby

Figure 15.7 shows an example of the data transmission/reception standby flowchart.

Figure 15.7   Example of Data Transmission/Reception Standby Flowchart

(3)   Data Transmission

Figure 15.8 shows an example of the data transmission flowchart.

Figure 15.8   Example of Data Transmission Flowchart

(4)   Suspension of Data Transmission

Figure 15.9 shows an example of the data transmission suspension flowchart.

Figure 15.9   Example of Data Transmission Suspension Flowchart

(5)   Data Reception

Figure 15.10 shows an example of the data reception flowchart.

[1] When data is received, a receive data ready interrupt occurs. Go to the data reception flow by using this interrupt trigger.

[2] Confirm that the BI, FE, PE, and OE flags in FLSR are all cleared. If any one of these flags is set to 1, perform error processing.

[3] Read the receive FIFO.

[4] Check the DR flag in FLSR. When the DR flag is cleared and all of the data has been read, data reception is complete.

Figure 15.10   Example of Data Reception Flowchart

(6)   Suspension of Data Reception

Figure 15.11 shows an example of the data reception suspension flowchart.

Figure 15.11   Example of Data Reception Suspension Flowchart

15.4.5 Data Transmission/Reception Through the LPC Interface

As shown in table 15.2, setting the SCIFE bit in HICR5 to 1 allows registers (except SCIFCR) to be accessed from the LPC interface. The initial setting of SCIFCR by the CPU and setting of the SCIFE bit in HICR5 to 1 enable the flow settings for initialization and data transmission/reception shown in figures 15.3 to 16.5 to be made from the LPC interface. Table 15.6 shows the correspondence between LPC interface I/O address and access to the SCIF registers. For details of the LPC interface settings, see section 18, LPC interface (LPC).

Table 15.6   Correspondence Between LPC Interface I/O Address and the SCIF Registers

LPC Interface I/O Address				R/W	Condition	SCIF Register
Bits 15 to 3	**Bit 2**	**Bit 1**	**Bit 0**			
SCIFADR (bits 15 to 3)	0	0	0	R	FLCR[7] = 0	FRBR
				W	FLCR[7] = 0	FTHR
				R/W	FLCR[7] = 1	FDLL
SCIFADR (bits 15 to 3)	0	0	1	R/W	FLCR[7] = 0	FIER
				R/W	FLCR[7] = 1	FDLH
SCIFADR (bits 15 to 3)	0	1	0	R	—	FIIR
				W	—	FFCR
SCIFADR (bits 15 to 3)	0	1	1	R/W	—	FLCR
SCIFADR (bits 15 to 3)	1	0	0	R/W	—	FMCR
SCIFADR (bits 15 to 3)	1	0	1	R	—	FLSR
SCIFADR (bits 15 to 3)	1	1	0	R	—	FMSR
SCIFADR (bits 15 to 3)	1	1	1	R/W	—	FSCR

Table 15.7 shows the register states related to data transmission/reception through the LPC interface.

Table 15.7   Register States

Register		System Reset	LPC Reset	LPC Shutdown	LPC Abort
SCIFADRH	Bits 15 to 8	Initialized	Retained	Retained	Retained
SCIFADRL	Bits 7 to 0	Initialized	Retained	Retained	Retained
HICR5	SCIFE	Initialized	Retained	Retained	Retained
SIRQCR4	Bits 7 to 4	Initialized	Retained	Retained	Retained
	SCSIRQ3	Initialized	Retained	Retained	Retained
	SCSIRQ2	Initialized	Retained	Retained	Retained
	SCSIRQ1	Initialized	Retained	Retained	Retained
	SCSIRQ0	Initialized	Retained	Retained	Retained

15.5   Interrupt Sources

Table 15.8 lists the interrupt sources. A common interrupt vector is assigned to each interrupt source.

When the LPC uses the SCIF, the LPC does not request any interrupts to be sent to the H8S CPU. The SERIRQ signal of the LPC interface transmits an interrupt request to the host.

Table 15.8   Interrupt Sources

Interrupt Name	Interrupt Source	Priority
Receive line status	Overrun error, parity error, framing error, break interrupt	High
Receive data ready	Acceptance of receive data, FIFO trigger level	↑
Character timeout (when FIFO is enabled)	No data is input to or output from the receive FIFO for the 4-character time period while one or more characters remain in the receive FIFO.	
FTHR empty	FTHR empty	
Modem status	CTS	Low

Table 15.9 shows the interrupt source, vector address, and interrupt priority.

Table 15.9   Interrupt Source, Vector Address, and Interrupt Priority

Interrupt				
Origin of Interrupt Source	Interrupt Name	Vector Number	Vector Address	ICR
SCIF	SCIF	82	H'000148	ICRC7

15.6   Usage Note

15.6.1   Power-Down Mode When LCLK is Selected for SCLK

To switch to software standby mode when LCLK divided by 18 has been selected for SCLK, use the shutdown function of the LPC interface to stop LCLK.

Section 16   Serial Pin Multiplexed Modes

Three serial communication I/F modules (SCIF, SCI_1 and SCI_3) can be configured for five types of COM port assignments and internal connections (serial pin multiplexed modes) in this LSI. Two registers are provided for controlling the serial pin multiplexed modes: serial multiplexed mode register 0 (SMR0) and serial multiplexed mode register 1 (SMR1).

16.1   Features

Internal connection of serial modules to COM ports can be configured to make a software bridge for IPMI applications.

- Five serial pin multiplexed modes
  — Mode 0: Each COM port is used for its respective serial communication module: COM1 for SCIF, COM2 for SCI_1 and COM3 for SCI_3 (default mode)
  — Mode 1: COM1 snoop mode with use of SCI_1 and internal registers
  — Mode 2: SCIF-and-SCI_1 bridge mode in which internal registers provide software flow control.
  — Mode 3: COM port switched mode in which COM1 is connected to SCI_1 and COM2 is connected to SCIF. Internal registers provide flow control for SCI_1.
  — Mode 4: SCIF-and-SCI_3 bridge mode providing the same functionality as mode 3.

Please refer to section 13, Serial Communication Interface (SCI) for details on SCI_1 and SCI_3, and section 15, Serial Communication Interface with FIFO (SCIF), for details on SCIF.

16.2   Input/Output Pins

Table 16.1 lists input/output pins involved in serial pin multiplexed modes.

Table 16.1   Pin Configuration

Module	Symbol	I/O	Function	Port Pin
SCIF	TxDF	Output	Transmit data	P50
	RxDF	Input	Receive data	P51
	$\overline{\text{CTS}}$	Input	Transmission permission	P64
	$\overline{\text{RTS}}$	Output	Transmission request	P65

RENESAS

16.3   Register Descriptions

Two registers are provided for serial pin multiplexed modes. Serial multiplexed mode register 0 (SMR0) enables or disables the serial pin multiplexing function, selects a serial pin multiplexed mode out of 5 modes, and provides bits for port monitoring. Serial multiplexed mode register 1 (SMR1) provides bits for port monitoring and controls outputs on the relevant port pins.

- Serial multiplexed mode register 0 (SMR0)
- Serial multiplexed mode register 1 (SMR1)

16.3.1   Serial Multiplexed Mode Register 0 (SMR0)

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	───	───	R	Reserved
4	SME	0	R/W	Serial Pin Multiplex Enable
				0: Pin multiplexing disabled
				1: Pin multiplexing enabled
3	───	0	R	Reserved
				This bit is always read as 0. The write value should always be 0.
2	SM2	0	R/W	Serial Pin Multiplexed Mode Select
1	SM1	0	R/W	These bits select a serial pin multiplexed mode. This selection is only enabled when SME bit is 1.
0	SM0	0	R/W	000: Serial multiplexed mode 0
				001: Serial multiplexed mode 1
				010: Serial multiplexed mode 2
				011: Serial multiplexed mode 3
				100: Serial multiplexed mode 4
				101: Reserved (Do not modify)
				110: Reserved (Do not modify)
				111: Reserved (Do not modify)

16.3.2   Serial Multiplexed Mode Register 1 (SMR1)

Bit	Bit Name	Initial Value	R/W	Description
7	CTS1	⎯	R	Monitors the state of the $\overline{\text{CTS}}$ pin of COM1 in mode 1.
				Monitors the state of the $\overline{\text{RTS}}$ pin of SCIF in mode 2.
6	⎯	⎯	R	Reserved
5	RTS1	1	R/W	Controls the output on the $\overline{\text{RTS}}$ pin of COM1.
				Controls the input on the $\overline{\text{CTS}}$ pin of SCIF in mode 2.
				0: 0 is output
				1: 1 is output
4	CTS3	⎯	R	Monitors the state of the $\overline{\text{RTS}}$ pin input of the SCIF in mode 4.
3	⎯	⎯	R	Reserved
2	RTS3	1	R/W	Controls the output on the $\overline{\text{CTS}}$ pin of the SCIF.
				0: 0 is output
				1: 1 is output
1,0	⎯	⎯	R/W	Reserved

16.4   Operation of Serial Pin Multiplexed Modes

16.4.1   Serial Pin Multiplexed Mode 0
(Default; SMR0 Register [bits SM2, SM1, SM0] = [0 0 0])

This mode is the default configuration and each COM port is used for its respective serial communication module: COM1 works with SCIF, COM2 with SCI_1, and COM3 with SCI_3.

$\overline{CTS}$, $\overline{RTS}$, RxDF, and TxDF of SCIF are connected to the corresponding pins of COM1. Tx/Rx of COM1 are tied across to RxDF/TxDF (cross connection).

RxD1 and TxD1 of SCI_1 are cross-connected to COM2. RxD3 and TxD3 of SCI_3 are cross-connected to COM3.

Figure 16.1 illustrates the pin connection in serial pin multiplexed mode 0.

Figure 16.1   Serial Pin Multiplexed Mode 0

16.4.2   Serial Pin Multiplexed Mode 1
(SMR0 Register [bits SM2, SM1, SM0] = [0 0 1])

This mode is "COM1 snoop mode" with use of SCI_1 and internal registers. $\overline{CTS}$, $\overline{RTS}$, RxDF, and TxDF of SCIF are connected to COM1. RxD1 of SCI_1 is connected to RxDF of SCIF internally and TxD1 of SCI_1 is unused.

So, COM2 is not available (N/A) and Rx of COM2 is fixed at 1. RxD3 and TxD3 of SCI_3 are cross-connected to COM3.

The pin state of $\overline{CTS}$ of COM1 is reflected in bit CTS1 of the SMR1 register.

Figure 16.2 illustrates the pin connection in serial pin multiplexed mode 1.

Figure 16.2   Serial Pin Multiplexed Mode 1

16.4.3   Serial Pin Multiplexed Mode 2
(SMR0 Register [bits SM2, SM1, SM0] = [0 1 0])

In this mode, SCIF and SCI_1 are internally connected. COM1 is not available (N/A) and $\overline{\text{RTS}}$/Rx of COM1 are fixed at 1. $\overline{\text{CTS}}$, $\overline{\text{RTS}}$, RxDF, and TxDF of SCIF are disconnected from COM1. RxDF/TxDF of SCIF are cross-connected to TxD1/RxD1 of SCI_1 internally.

COM2 is not available (N/A) and Rx of COM2 is fixed at 1. RxD3 and TxD3 of SCI_3 are connected to Tx and Rx of COM3.

The value written to bit RTS1 of the SMR1 register is reflected in the $\overline{\text{CTS}}$ input of SCIF. The state of $\overline{\text{RTS}}$ of SCIF is reflected in bit CTS1 of the SMR1 register.

Figure 16.3 illustrates the pin connection in serial pin multiplexed mode 2.

Figure 16.3   Serial Pin Multiplexed Mode 2

16.4.4 Serial Pin Multiplexed Mode 3
(SMR0 Register [bits SM2, SM1, SM0] = [0 1 1])

This mode enables the use of COM2 by SCIF and COM1 by SCI_1. Since SCI_1 doesn't use any hardware pins for flow control, emulation is possible using the internal registers.

Tx/Rx of COM1 are connected to RxD1/TxD1 of SCI_1, and other COM1 port signals are controlled or monitored through bits in the internal registers. RxDF/TxDF of SCIF are connected to Tx/Rx of COM2 and other SCIF signals are not used. $\overline{CTS}$ of SCIF is fixed at 1. RxD3 and TxD3 of SCI_3 are connected to Tx and Rx of COM3.

The state of $\overline{CTS}$ of COM1 is reflected in bit CTS1 of the SMR1 register.

The values written to bits DTR1/RTS1 of the SMR1 register are output to $\overline{DTR}/\overline{RTS}$ of COM1.

Figure 16.4 illustrates the pin connection in serial pin multiplexed mode 3.

Figure 16.4 Serial Pin Multiplexed Mode 3

RENESAS

16.4.5   Serial Pin Multiplexed Mode 4
(SMR0 Register [bits SM2, SM1, SM0] = [1 0 0])

Mode 4 provides the same function as mode 3, but the data lines of SCI_3 and SCIF are cross-connected.

RxD1/TxD1 of SCI_1 are connected to Tx/Rx of COM1, and internal register bits emulate other signals of COM1. $\overline{CTS}$ of SCIF is fixed at 1. COM2 is not available (N/A) and Rx for COM2 is fixed at 1. COM3 is not available (N/A) and Rx for COM3 is fixed at 1. RxD3/TxD3 of SCI_3 are cross-connected to TxDF/RxDF of SCIF internally.

The state of $\overline{CTS}$ of COM1 is reflected to CTS1 bit of SMR1 register.

The values written to bits DTR1/RTS1 of the SMR1 register are output to $\overline{RTS}$ of COM1. The value written to bit RTS3 of SMR1 is reflected in $\overline{CTS}$ of SCIF, and the state of $\overline{RTS}$ of SCIF is reflected in bit CTS3 of SMR1, allowing SCI_3 and SCIF to communicate each other with virtual flow control.

Figure 16.5 illustrates the pin connection in serial pin multiplexed mode 4.

Figure 16.5   Serial Pin Multiplexed Mode 4

16.5   Serial Port Pin Configuration

(a)   SME = 1: SCI (SCIF) with serial pin multiplexed mode enabled

(b)   SME = 0: SCI (SCIF) with serial pin multiplexed mode disabled

RENESAS

Section 17   I²C Bus Interface (IIC)

This LSI has six-channels of I²C bus interface (IIC). The I²C bus interface conforms to and provides a subset of the Philips I²C bus (inter-IC bus) interface functions. However, the register configuration that controls the I²C bus differs partly from the Philips configuration.

17.1   Features

- Selection of addressing format or non-addressing format
  — I²C bus format: addressing format with acknowledge bit, for master/slave operation
  — Clocked synchronous serial format: non-addressing format without acknowledge bit, for master operation only
- Conforms to Philips I²C bus interface (I²C bus format)
- Two ways of setting slave address (I²C bus format)
- Start and stop conditions generated automatically in master mode (I²C bus format)
- Selection of acknowledge output levels when receiving (I²C bus format)
- Automatic loading of acknowledge bit when transmitting (I²C bus format)
- Wait function in master mode (I²C bus format)
  — A wait can be inserted by driving the SCL pin low after data transfer, excluding acknowledgement.
  — The wait can be cleared by clearing the interrupt flag.
- Wait function (I²C bus format)
  — A wait request can be generated by driving the SCL pin low after data transfer.
  — The wait request is cleared when the next transfer becomes possible.
- Interrupt sources
  — Data transfer end (including when a transition to transmit mode with I²C bus format occurs, when ICDR data is transferred, or during a wait state)
  — Address match: when any slave address matches or the general call address is received in slave receive mode with I²C bus format (including address reception after loss of master arbitration)
  — Arbitration loss
  — Start condition detection (in master mode)
  — Stop condition detection (in slave mode)
- Selection of 32 internal clocks (in master mode)
- Direct bus drive

RENESAS

— Pins SCL0 to SCL5 and SDA0 to SDA5 (normally NMOS push-pull outputs) function as NMOS open-drain outputs when the bus drive function is selected.

Figure 17.1 shows a block diagram of the I²C bus interface. Figure 17.2 shows an example of I/O pin connections to external circuits. Since I²C bus interface I/O pins are different in structure from normal port pins, they have different specifications for permissible applied voltages. For details, see section 26, Electrical Characteristics.

Figure 17.1   Block Diagram of I²C Bus Interface

Figure 17.2   I²C Bus Interface Connections (Example: This LSI as Master)

17.2   Input/Output Pins

Table 17.1 summarizes the input/output pins used by the I²C bus interface.

Table 17.1   Pin Configuration

Channel	Symbol*	Input/Output	Function
0	SCL0	Input/Output	Clock input/output pin of channel IIC_0
	SDA0	Input/Output	Data input/output pin of channel IIC_0
1	SCL1	Input/Output	Clock input/output pin of channel IIC_1
	SDA1	Input/Output	Data input/output pin of channel IIC_1
2	SCL2	Input/Output	Clock input/output pin of channel IIC_2
	SDA2	Input/Output	Data input/output pin of channel IIC_2
3	SCL3	Input/Output	Clock input/output pin of channel IIC_3
	SDA3	Input/Output	Data input/output pin of channel IIC_3
4	SCL4	Input/Output	Clock input/output pin of channel IIC_4
	SDA4	Input/Output	Data input/output pin of channel IIC_4
5	SCL5	Input/Output	Clock input/output pin of channel IIC_5
	SDA5	Input/Output	Data input/output pin of channel IIC_5

Note: *   In the text, the channel subscript is omitted, and only SCL and SDA are used.

17.3   Register Descriptions

The I²C bus interface has the following registers. Registers ICDR and SARX and registers ICMR and SAR are allocated to the same addresses. Accessible registers differ depending on the ICE bit in ICCR. When the ICE bit is cleared to 0, SAR and SARX can be accessed, and when the ICE bit is set to 1, ICMR and ICDR can be accessed.

- I²C bus data register (ICDR)
- Slave address register (SAR)
- Second slave address register (SARX)
- I²C bus mode register (ICMR)
- I²C bus transfer rate select register (IICX3)
- I²C bus control register (ICCR)
- I²C bus status register (ICSR)
- I²C bus extended control register (ICXR)
- I²C SMbus control register (ICSMBCR)

17.3.1   I²C Bus Data Register (ICDR)

ICDR is an 8-bit readable/writable register that is used as a transmit data register when transmitting and a receive data register when receiving. ICDR is divided internally into a shift register (ICDRS), receive buffer (ICDRR), and transmit buffer (ICDRT). Data transfers among the three registers are performed automatically in accordance with changes in the bus state, and they affect the status of internal flags such as ICDRE and ICDRF.

In master transmit mode with the I²C bus format, writing transmit data to ICDR should be performed after start condition detection. When the start condition is detected, previous write data is ignored. In slave transmit mode, writing should be performed after the slave addresses match and the TRS bit is automatically changed to 1.

If IIC is in transmit mode (TRS=1) and the next data is in ICDRT (the ICDRE flag is 0), data is transferred automatically from ICDRT to ICDRS, following transmission of one frame of data using ICDRS. When the ICDRE flag is 1 and the next transmit data writing is waited, data is transferred automatically from ICDRT to ICDRS by writing to ICDR. If IIC is in receive mode (TRS=0), no data is transferred from ICDRT to ICDRS. Note that data should not be written to ICDR in receive mode.

Reading receive data from ICDR is performed after data is transferred from ICDRS to ICDRR.

If IIC is in receive mode and no previous data remains in ICDRR (the ICDRF flag is 0), data is transferred automatically from ICDRS to ICDRR, following reception of one frame of data using ICDRS. If additional data is received while the ICDRF flag is 1, data is transferred automatically from ICDRS to ICDRR by reading from ICDR. In transmit mode, no data is transferred from ICDRS to ICDRR. Always set IIC to receive mode before reading from ICDR.

If the number of bits in a frame, excluding the acknowledge bit, is less than eight, transmit data and receive data are stored differently. Transmit data should be written justified toward the MSB side when MLS = 0 in ICMR, and toward the LSB side when MLS = 1. Receive data bits should be read from the LSB side when MLS = 0, and from the MSB side when MLS = 1.

ICDR can be written to and read from only when the ICE bit is set to 1 in ICCR. The initial value of ICDR is undefined.

17.3.2   Slave Address Register (SAR)

SAR sets the slave address and selects the communication format. When the LSI is in slave mode with the I²C bus format selected, if the FS bit is set to 0 and the upper 7 bits of SAR match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SAR can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVA6	All 0	R/W	Slave Addresses 6 to 0
6	SVA5			Set a slave address.
5	SVA4			
4	SVA3			
3	SVA2			
2	SVA1			
1	SVA0			
0	FS	0	R/W	Format Select
				Selects the communication format together with the FSX bit in SARX. Refer to table 17.2.
				This bit should be set to 0 when general call address recognition is performed.

RENESAS

17.3.3   Second Slave Address Register (SARX)

SARX sets the second slave address and selects the communication format. In slave mode, transmit/receive operations by the DTC are possible when the received address matches the second slave address. When the LSI is in slave mode with the I²C bus format selected, if the FSX bit is set to 0 and the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition, the LSI operates as the slave device specified by the master device. SARX can be accessed only when the ICE bit in ICCR is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SVAX6	All 0	R/W	Second Slave Addresses 6 to 0
6	SVAX5			Set the second slave address.
5	SVAX4			
4	SVAX3			
3	SVAX2			
2	SVAX1			
1	SVAX0			
0	FSX	1	R/W	Format Select X Selects the communication format together with the FS bit in SAR. Refer to table 17.2.

Table 17.2   Transfer Format

SAR FS	SARX FSX	Operating Mode
0	0	I²C bus format • SAR and SARX slave addresses recognized • General call address recognized
	1	I²C bus format • SAR slave address recognized • SARX slave address ignored • General call address recognized
1	0	I²C bus format • SAR slave address ignored • SARX slave address recognized • General call address ignored
	1	Clocked synchronous serial format • SAR and SARX slave addresses ignored • General call address ignored

- I²C bus format: addressing format with acknowledge bit
- Clocked synchronous serial format: non-addressing format without acknowledge bit, for master mode only

RENESAS

17.3.4   I²C Bus Mode Register (ICMR)

ICMR sets the communication format and transfer rate. It can only be accessed when the ICE bit in ICCR is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select
				0: MSB-first
				1: LSB-first
				Set this bit to 0 when the I²C bus format is used.
6	WAIT	0	R/W	Wait Insertion Bit
				This bit is valid only in master mode with the I²C bus format.
				0: Data and the acknowledge bit are transferred consecutively with no wait inserted.
				1: After the fall of the clock for the final data bit (8th clock), the IRIC flag is set to 1 in ICCR, and a wait state begins (with SCL at the low level). When the IRIC flag is cleared to 0 in ICCR, the wait ends and the acknowledge bit is transferred.
				For details, refer to section 17.4.7, IRIC Setting Timing and SCL Control.
5	CKS2	All 0	R/W	Transfer Clock Select
4	CKS1			These bits are used only in master mode.
3	CKS0			These bits select the required transfer clock rate, together with bits IICX5 (channel 5), IICX4 (channel 4), and IICX3 (channel 3) in the IICX3 register and bits IICX2 (channel 2), IICX1 (channel 1), and IICX0 (channel 0) in the STCR register. Refer to table 17.3.

Bit	Bit Name	Initial Value	R/W	Description
2	BC2	All 0	R/W	Bit Counter
1	BC1			These bits specify the number of bits to be transferred next. Bit BC2 to BC0 settings should be made during an interval between transfer frames. If bits BC2 to BC0 are set to a value other than B'000, the setting should be made while the SCL line is low.
0	BC0			

The bit counter is initialized to B'000 when a start condition is detected. The value returns to B'000 at the end of a data transfer.

I²C Bus Format	Clocked Synchronous Serial Mode
B'000: 9 bits	B'000: 8 bits
B'001: 2 bits	B'001: 1 bits
B'010: 3 bits	B'010: 2 bits
B'011: 4 bits	B'011: 3 bits
B'100: 5 bits	B'100: 4 bits
B'101: 6 bits	B'101: 5 bits
B'110: 7 bits	B'110: 6 bits
B'111: 8 bits	B'111: 7 bits

RENESAS

17.3.5   I²C Bus Transfer Rate Select Register (IICX3)

IICX3 selects the IIC transfer rate clock and sets the transfer rate of IIC channel 3.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	—	—	Reserved
				These bits cannot be modified. The read values are undefined.
3	TCSS	0	R/W	Transfer Rate Clock Source Select
				This bit selects a clock rate to be applied to the I²C bus transfer rate.
				0: $\phi/2$
				1: $\phi/4$
2	IICX5	0	R/W	IIC Transfer Rate Select 5, 4, 3
1	IICX4	0	R/W	These bits are used to control IIC_5 to IIC_3 operation.
0	IICX3	0	R/W	These bits select the transfer rate in master mode, together with the CKS2 to CKS0 bits in ICMR. For the transfer rate, see table 17.3.

Table 17.3   I²C bus Transfer Rate (1)

- TCSS = 0

STCR/		ICMR			Transfer Rate		
IICX3	Bit 5	Bit 4	Bit 3				
IICXn	CKS2	CKS1	CKS0	Clock	φ = 20 MHz	φ = 25 MHz	φ = 34 MHz
0	0	0	0	φ/28	714.3 kHz*	892.9 kHz*	1214.3 kHz*
			1	φ/40	500.0 kHz*	625.0 kHz*	850.0 kHz*
		1	0	φ/48	416.7 kHz*	520.8 kHz*	708.3 kHz*
			1	φ/64	312.5 kHz	390.6 kHz	531.3 kHz*
	1	0	0	φ/80	250.0 kHz	312.5 kHz	425.0 kHz*
			1	φ/100	200.0 kHz	250.0 kHz	340.0 kHz
		1	0	φ/112	178.6 kHz	223.2 kHz	303.6 kHz
			1	φ/128	156.3 kHz	195.3 kHz	265.6 kHz
1	0	0	0	φ/56	357.1 kHz	446.4 kHz*	607.1 kHz*
			1	φ/80	250.0 kHz	312.5 kHz	425.0 kHz*
		1	0	φ/96	208.3 kHz	260.4 kHz	354.2 kHz
			1	φ/128	156.3 kHz	195.3 kHz	265.6 kHz
	1	0	0	φ/160	125.0 kHz	156.3 kHz	212.5 kHz
			1	φ/200	100.0 kHz	125.0 kHz	170.0 kHz
		1	0	φ/224	89.3 kHz	111.6 kHz	151.8 kHz
			1	φ/256	78.1 kHz	97.7 kHz	132.8 kHz

Note: *   The correct operation cannot be guaranteed since the value is outside the I²C bus
interface specifications (high-speed mode: max. 400 kHz).
(n = 0 to 5)

RENESAS

Table 17.3   I²C bus Transfer Rate (2)

- TCSS = 1

STCR/		ICMR			Transfer Rate		
IICX3	Bit 5	Bit 4	Bit 3				
IICXn	CKS2	CKS1	CKS0	Clock	φ = 20 MHz	φ = 25 MHz	φ = 34 MHz
0	0	0	0	φ/56	357.1 kHz	446.4 kHz*	607.1 kHz*
			1	φ/80	250.0 kHz	312.5 kHz	425.0 kHz*
		1	0	φ/96	208.3 kHz	260.4 kHz	345.2 kHz
			1	φ/128	156.3 kHz	195.3 kHz	265.6 kHz
	1	0	0	φ/160	125.0 kHz	156.3 kHz	212.5 kHz
			1	φ/200	100.0 kHz	125.0 kHz	170.0 kHz
		1	0	φ/224	89.3 kHz	111.6 kHz	151.8 kHz
			1	φ/256	78.1 kHz	97.7 kHz	132.8 kHz
1	0	0	0	φ/112	178.6 kHz	223.2 kHz	303.6 kHz
			1	φ/160	125.0 kHz	156.3 kHz	212.5 kHz
		1	0	φ/190	104.2 kHz	130.2 kHz	177.1 kHz
			1	φ/256	78.1 kHz	97.7 kHz	132.8 kHz
	1	0	0	φ/320	62.5 kHz	78.1 kHz	106.3 kHz
			1	φ/400	50.0 kHz	62.5 kHz	85.0 kHz
		1	0	φ/448	44.6 kHz	55.8 kHz	75.9 kHz
			1	φ/512	39.1 kHz	48.8 kHz	66.4 kHz

Note: *   The correct operation cannot be guaranteed since the value is outside the I²C bus
interface specifications (high-speed mode: max. 400 kHz).
(n = 0 to 5)

17.3.6   I²C Bus Control Register (ICCR)

ICCR controls the I²C bus interface and performs interrupt flag confirmation.

Bit	Bit Name	Initial Value	R/W	Description
7	ICE	0	R/W	I²C Bus Interface Enable
				0: I²C bus interface modules are stopped and I²C bus interface module internal state is initialized. SAR and SARX can be accessed.
				1: I²C bus interface modules can perform transfer and reception, they are connected to the SCL and SDA pins, and the I²C bus can be driven. ICMR and ICDR can be accessed.
6	IEIC	0	R/W	I²C Bus Interface Interrupt Enable
				0: Disables interrupts from the I²C bus interface to the CPU.
				1: Enables interrupts from the I²C bus interface to the CPU.
5	MST	0	R/W	Master/Slave Select
4	TRS	0	R/W	Transmit/Receive Select
				00: Slave receive mode
				01: Slave transmit mode
				10: Master receive mode
				11: Master transmit mode
				Both these bits will be cleared by hardware when they lose in a bus contention in master mode of the I²C bus format. In slave receive mode with I²C bus format, the R/$\overline{\text{W}}$ bit in the first frame immediately after the start condition automatically sets these bits in receive mode or transmit mode by hardware.
				Modification of the TRS bit during transfer is deferred until transfer is completed, and the changeover is made after completion of the transfer.

Bit	Bit Name	Initial Value	R/W	Description
5	MST	0	R/W	[MST clearing conditions]
4	TRS	0	R/W	(1) When 0 is written by software
				(2) When lost in bus contention in I²C bus format master mode
				[MST setting conditions]
				(1) When 1 is written by software (for MST clearing condition 1)
				(2) When 1 is written in MST after reading MST = 0 (for MST clearing condition 2)
				[TRS clearing conditions]
				(1) When 0 is written by software (except for TRS setting condition 3)
				(2) When 0 is written in TRS after reading TRS = 1 (for TRS setting condition 3)
				(3) When lost in bus contention in I²C bus format master mode
				[TRS setting conditions]
				(1) When 1 is written by software (except for TRS clearing condition 3)
				(2) When 1 is written in TRS after reading TRS = 0 (for TRS clearing condition 3)
				(3) When 1 is received as the R/$\overline{\text{W}}$ bit after the first frame address matching in I²C bus format slave mode
3	ACKE	0	R/W	Acknowledge Bit Decision Selection
				0: The value of the acknowledge bit is ignored, and continuous transfer is performed. The value of the received acknowledge bit is not indicated by the ACKB bit in ICSR, which is always 0.
				1: If the acknowledge bit is 1, continuous transfer is halted.
				Depending on the receiving device, the acknowledge bit may be significant, in indicating completion of processing of the received data, for instance, or may be fixed at 1 and have no significance.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
2	BBSY	0	R/W*	Bus Busy
0	SCP	1	W	Start Condition/Stop Condition Prohibit
				In master mode
				• Writing 0 in BBSY and 0 in SCP: A stop condition is issued
				• Writing 1 in BBSY and 0 in SCP: A start condition and a restart condition are issued
				In slave mode
				• Writing to the BBSY flag is disabled.
				[BBSY setting condition]
				• When the SDA level changes from high to low under the condition of SCL = high, assuming that the start condition has been issued.
				[BBSY clearing conditions]
				• When the SDA level changes from low to high under the condition of SCL = high, assuming that the stop condition has been issued.
				To issue a start/stop condition, use the MOV instruction.
				The I²C bus interface must be set in master transmit mode before the issue of a start condition. Set MST to 1 and TRS to 1 before writing 1 in BBSY and 0 in SCP.
				The BBSY flag can be read to check whether the I²C bus (SCL, SDA) is busy or free.

Note: *   Even if the BBSY bit is written to, the value of the flag does not change.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
1	IRIC	0	R/(W)*	I²C Bus Interface Interrupt Request Flag

Indicates that the I²C bus interface has issued an interrupt request to the CPU.

IRIC is set at different times depending on the FS bit in SAR and the WAIT bit in ICMR. See section 17.4.7, IRIC Setting Timing and SCL Control. The conditions under which IRIC is set also differ depending on the setting of the ACKE bit in ICCR.

[Setting conditions]

I²C bus format master mode:

- When a start condition is detected in the bus line state after a start condition is issued (when the ICDRE flag is set to 1 because of first frame transmission)

- When a wait is inserted between the data and acknowledge bit when the WAIT bit is 1 (fall of the 8th transmit/receive clock)

- At the end of data transfer (rise of the 9th transmit/receive clock)

- When a slave address is received after bus mastership is lost

- If 1 is received as the acknowledge bit (when the ACKB bit in ICSR is set to 1) when the ACKE bit is 1

- When the AL flag is set to 1 after bus mastership is lost while the ALIE bit is 1

I²C bus format slave mode:

- When the slave address (SVA or SVAX) matches (when the AAS or AASX flag in ICSR is set to 1) and at the end of data transfer up to the subsequent retransmission start condition or stop condition detection (rise of the 9th clock)

- When the general call address is detected (when the 0 is received for R/$\overline{W}$ bit, and ADZ flag in ICSR is set to 1) and at the end of data reception up to the subsequent retransmission start condition or stop condition detection (rise of the 9th receive clock)

- When 1 is received as an acknowledge bit while the ACKE bit is 1 (when the ACKB bit is set to 1)

- When a stop condition is detected while the STOPIM bit is 0 (when the STOP or ESTP flag in ICSR is set to 1)

Bit	Bit Name	Initial Value	R/W	Description
1	IRIC	0	R/(W)*¹	At the end of data transfer in clock synchronous serial format (rise of the 8th transmit/receive clock)
				When a start condition is detected with serial format selected
				When a condition occurs in which the ICDRE or ICDRF flag is set to 1.
				• When a start condition is detected in transmit mode (when a start condition is detected and the ICDRE flag is set to 1)
				• When transmitting the data in the ICDR register buffer (when data is transferred from ICDRT to ICDRS in transmit mode and the ICDRE flag is set to 1, or data is transferred from ICDRS to ICDRR in receive mode and the ICDRF flag is set to 1.)
				[Clearing conditions]
				• When 0 is written in IRIC after reading IRIC = 1
				• When ICDR is accessed by DTC ∗ (This may not be a clearing condition. For details, see the description of the DTC operation on the next page.

Note: ∗   Only 0 can be written to clear the flag.

RENESAS

When the DTC is used, IRIC is cleared automatically and transfer can be performed continuously without CPU intervention.

When, with the I²C bus format selected, IRIC is set to 1 and an interrupt is generated, other flags must be checked in order to identify the source that set IRIC to 1. Although each source has a corresponding flag, caution is needed at the end of a transfer.

When the ICDRE or ICDRF flag is set, the IRTR flag may or may not be set. The IRTR flag (the DTC start request flag) is not set at the end of a data transfer up to detection of a retransmission start condition or stop condition after a slave address (SVA) or general call address match in I²C bus format slave mode.

Even when the IRIC flag and IRTR flag are set, the ICDRE or ICDRF flag may not be set. The IRIC and IRTR flags are not cleared at the end of the specified number of transfers in continuous transfer using the DTC. The ICDRE or ICDRF flag is cleared, however, since the specified number of ICDR reads or writes have been completed.

Tables 17.4 and 17.5 show the relationship between the flags and the transfer states.

Table 17.4   Flags and Transfer States (Master Mode)

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	ICDRF	ICDRE	State
1	1	0	0	0	0	0↓	0	0↓	0↓	0	—	0	Idle state (flag clearing required)
1	1	1↑	0	0	1↑	0	0	0	0	0	—	1↑	Start condition detected
1	—	1	0	0	—	0	0	0	0	—	—	—	Wait state
1	1	1	0	0	—	0	0	0	0	1↑	—	—	Transmission end (ACKE=1 and ACKB=1)
1	1	1	0	0	1↑	0	0	0	0	0	—	1↑	Transmission end with ICDRE=0
1	1	1	0	0	—	0	0	0	0	0	—	0↓	ICDR write with the above state
1	1	1	0	0	—	0	0	0	0	0	—	1	Transmission end with ICDRE=1
1	1	1	0	0	—	0	0	0	0	0	—	0↓	ICDR write with the above state or after start condition detected
1	1	1	0	0	1↑	0	0	0	0	0	—	1↑	Automatic data transfer from ICDRT to ICDRS with the above state
1	0	1	0	0	1↑	0	0	0	0	—	1↑	—	Reception end with ICDRF=0
1	0	1	0	0	—	0	0	0	0	—	0↓	—	ICDR read with the above state
1	0	1	0	0	—	0	0	0	0	—	1	—	Reception end with ICDRF=1
1	0	1	0	0	—	0	0	0	0	—	0↓	—	ICDR read with the above state
1	0	1	0	0	1↑	0	0	0	0	—	1↑	—	Automatic data transfer from ICDRS to ICDRR with the above state
0↓	0↓	1	0	0	—	0	1↑	0	0	—	—	—	Arbitration lost
1	—	0↓	0	0	—	0	0	0	0	—	—	0↓	Stop condition detected

[Legend]

0: 0-state retained   1: 1-state retained   —: Previous state retained

0↓: Cleared to 0   1↑: Set to 1

RENESAS

Table 17.5   Flags and Transfer States (Slave Mode)

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	ICDRF	ICDRE	State
0	0	0	0	0	0	0	0	0	0	0	—	0	Idle state (flag clearing required)
0	0	1↑	0	0	0	0↓	0	0	0	0	—	1↑	Start condition detected
0	1↑/0 *1	1	0	0	0	0	—	1↑	0	0	1↑	1	SAR match in first frame (SARX≠SAR)
0	0	1	0	0	0	0	—	1↑	1↑	0	1↑	1	General call address match in first frame (SARX≠H'00)
0	1↑/0 *1	1	0	0	1↑	1↑	—	0	0	0	1↑	1	SAR match in first frame (SAR≠SARX)
0	1	1	0	0	—	—	—	—	0	1↑	—	—	Transmission end (ACKE=1 and ACKB=1)
0	1	1	0	0	1↑/0 *1	—	—	—	0	0	—	1↑	Transmission end with ICDRE=0
0	1	1	0	0	—	—	0↓	0↓	0	0	—	0↓	ICDR write with the above state
0	1	1	0	0	—	—	—	—	0	0	—	1	Transmission end with ICDRE=1
0	1	1	0	0	—	—	0↓	0↓	0	0	—	0↓	ICDR write with the above state
0	1	1	0	0	1↑/0 *2	—	0	0	0	0	—	1↑	Automatic data transfer from ICDRT to ICDRS with the above state
0	0	1	0	0	1↑/0 *2	—	—	—	—	—	1↑	—	Reception end with ICDRF=0
0	0	1	0	0	—	—	0↓	0↓	0↓	—	0↓	—	ICDR read with the above state

RENESAS

MST	TRS	BBSY	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	ICDRF	ICDRE	State
0	0	1	0	0	—	—	—	—	—	—	1	—	Reception end with ICDRF=1
0	0	1	0	0	—	—	0↓	0↓	0↓	—	0↓	—	ICDR read with the above state
0	0	1	0	0	1↑/0 *2	—	0	0	0	—	1↑	—	Automatic data transfer from ICDRS to ICDRR with the above state
0	—	0↓	1↑/0 *3	0/1↑ *3	—	—	—	—	—	—	—	0↓	Stop condition detected

[Legend]

0: 0-state retained   1: 1-state retained   —: Previous state retained

0↓: Cleared to 0   1↑: Set to 1

Notes: 1. Set to 1 when 1 is received as a R/$\overline{\text{W}}$ bit following an address.

2. Set to 1 when the AASX bit is set to 1.

3. When ESTP=1, STOP is 0, or when STOP=1, ESTP is 0.

RENESAS

17.3.7   I²C Bus Status Register (ICSR)

ICSR consists of status flags. Refer to tables 17.4 and 17.5 as well.

Bit	Bit Name	Initial Value	R/W	Description
7	ESTP	0	R/(W)*	Error Stop Condition Detection Flag This bit is valid in I²C bus format slave mode. [Setting condition] When a stop condition is detected during frame transfer. [Clearing conditions] • When 0 is written in ESTP after reading ESTP = 1 • When the IRIC flag in ICCR is cleared to 0
6	STOP	0	R/(W)*	Normal Stop Condition Detection Flag This bit is valid in I²C bus format slave mode. [Setting condition] When a stop condition is detected after frame transfer is completed. [Clearing conditions] • When 0 is written in STOP after reading STOP = 1 • When the IRIC flag is cleared to 0
5	IRTR	0	R/(W)*	I²C Bus Interface Continuous Transfer Interrupt Request Flag Indicates that the I²C bus interface has issued an interrupt request to the CPU, and the source is completion of reception/transmission of one frame in continuous transmission/reception for which DTC activation is possible. When the IRTR flag is set to 1, the IRIC flag is also set to 1 at the same time. [Setting conditions] I²C bus format slave mode: • When the ICDRE or ICDRF flag in ICDR is set to 1 when AASX = 1 I²C bus format master mode or clocked synchronous serial format mode: • When the ICDRE or ICDRF flag is set to 1 [Clearing conditions] • When 0 is written after reading IRTR = 1 • When the IRIC flag is cleared to 0 while ICE is 1

Bit	Bit Name	Initial Value	R/W	Description
4	AASX	0	R/(W)*	Second Slave Address Recognition Flag
				In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVAX6 to SVAX0 in SARX.
				[Setting condition]
				When the second slave address is detected in slave receive mode and FSX = 0 in SARX
				[Clearing conditions]
				• When 0 is written in AASX after reading AASX = 1
				• When a start condition is detected
				• In master mode
3	AL	0	R/(W)*	Arbitration Lost Flag
				Indicates that arbitration was lost in master mode.
				[Setting conditions]
				When ALSL=0
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• If the internal SCL line is high at the fall of SCL in master mode
				When ALSL=1
				• If the internal SDA and SDA pin disagree at the rise of SCL in master transmit mode
				• If the SDA pin is driven low by another device before the I²C bus interface drives the SDA pin low, after the start condition instruction was executed in master transmit mode
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in AL after reading AL = 1

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
2	AAS	0	R/(W)*	Slave Address Recognition Flag
				In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition matches bits SVA6 to SVA0 in SAR, or if the general call address (H'00) is detected.
				[Setting condition]
				When the slave address or general call address (one frame including a R/$\overline{W}$ bit is H'00) is detected in slave receive mode and FS = 0 in SAR
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in AAS after reading AAS = 1
				• In master mode
1	ADZ	0	R/(W)*	General Call Address Recognition Flag
				In I²C bus format slave receive mode, this flag is set to 1 if the first frame following a start condition is the general call address (H'00).
				[Setting condition]
				When the general call address (one frame including a R/$\overline{W}$ bit is H'00) is detected in slave receive mode and FS = 0 or FSX = 0
				[Clearing conditions]
				• When ICDR is written to (transmit mode) or read from (receive mode)
				• When 0 is written in ADZ after reading ADZ = 1
				• In master mode
				If a general call address is detected while FS=1 and FSX=0, the ADZ flag is set to 1; however, the general call address is not recognized (AAS flag is not set to 1).

Bit	Bit Name	Initial Value	R/W	Description
0	ACKB	0	R/W	Acknowledge Bit
				Stores acknowledge data.
				Transmit mode:
				[Setting condition]
				When 1 is received as the acknowledge bit when ACKE=1 in transmit mode
				[Clearing conditions]
				• When 0 is received as the acknowledge bit when ACKE=1 in transmit mode
				• When 0 is written to the ACKE bit
				Receive mode:
				0: Returns 0 as acknowledge data after data reception
				1: Returns 1 as acknowledge data after data reception
				When this bit is read, the value loaded from the bus line (returned by the receiving device) is read in transmission (when TRS = 1). In reception (when TRS = 0), the value set by internal software is read.
				When this bit is written, acknowledge data that is returned after receiving is rewritten regardless of the TRS value. If the ICSR register bit is written using bit-manipulation instructions, the acknowledge data should be re-set since the acknowledge data setting is rewritten by the ACKB bit reading value.
				Write the ACKE bit to 0 to clear the ACKB flag to 0, before transmission is ended and a stop condition is issued in master mode, or before transmission is ended and SDA is released to issue a stop condition by a master device.

Note: ∗   Only 0 can be written to clear the flag.

RENESAS

17.3.8   I²C Bus Extended Control Register (ICXR)

ICXR enables or disables the I²C bus interface interrupt generation and continuous receive operation, and indicates the status of receive/transmit operations.

Bit	Bit Name	Initial Value	R/W	Description
7	STOPIM	0	R/W	Stop Condition Interrupt Source Mask
				Enables or disables the interrupt generation when the stop condition is detected in slave mode.
				0: Enables IRIC flag setting and interrupt generation when the stop condition is detected (STOP = 1 or ESTP = 1) in slave mode.
				1: Disables IRIC flag setting and interrupt generation when the stop condition is detected.
6	HNDS	0	R/W	Handshake Receive Operation Select
				Enables or disables continuous receive operation in receive mode.
				0: Enables continuous receive operation
				1: Disables continuous receive operation
				When the HNDS bit is cleared to 0, receive operation is performed continuously after data has been received successfully while ICDRF flag is 0.
				When the HNDS bit is set to 1, SCL is fixed to the low level after data has been received successfully while ICDRF flag is 0; thus disabling the next data to be transferred. The bus line is released and next receive operation is enabled by reading the receive data in ICDR.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
5	ICDRF	0	R	Receive Data Read Request Flag
				Indicates the ICDR (ICDRR) status in receive mode.
				0: Indicates that the data has been already read from ICDR (ICDRR) or ICDR is initialized.
				1: Indicates that data has been received successfully and transferred from ICDRS to ICDRR, and the data is ready to be read out.
				[Setting conditions]
				• When data is received successfully and transferred from ICDRS to ICDRR.
				(1) When data is received successfully while ICDRF = 0 (at the rise of the 9th clock pulse).
				(2) When ICDR is read successfully in receive mode after data was received while ICDRF = 1.
				[Clearing conditions]
				• When ICDR (ICDRR) is read.
				• When 0 is written to the ICE bit.
				When ICDRF is set due to the condition (2) above, ICDRF is temporarily cleared to 0 when ICDR (ICDRR) is read; however, since data is transferred from ICDRS to ICDRR immediately, ICDRF is set to 1 again.
				Note that ICDR cannot be read successfully in transmit mode (TRS = 1) because data is not transferred from ICDRS to ICDRR. Be sure to read data from ICDR in receive mode (TRS = 0).

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
4	ICDRE	0	R	Transmit Data Write Request Flag
				Indicates the ICDR (ICDRT) status in transmit mode.
				0: Indicates that the data has been already written to ICDR (ICDRT) or ICDR is initialized.
				1: Indicates that data has been transferred from ICDRT to ICDRS and is being transmitted, or the start condition has been detected or transmission has been completed, thus allowing the next data to be written to.
				[Setting conditions]
				• When the start condition is detected from the bus line state in I²C bus format or serial format.
				• When data is transferred from ICDRT to ICDRS.
				1. When data is transmitted completely while ICDRE = 0 (at the rise of the 9th clock pulse).
				2. When data is written to ICDR completely in transmit mode after data was transmitted while ICDRE = 1.
				[Clearing conditions]
				• When data is written to ICDR (ICDRT).
				• When the stop condition is detected in I²C bus format or serial format.
				• When 0 is written to the ICE bit.
				Note that if the ACKE bit is set to 1 in I²C bus format thus enabling acknowledge bit decision, ICDRE is not set when data is transmitted completely while the acknowledge bit is 1.
				When ICDRE is set due to the condition (2) above, ICDRE is temporarily cleared to 0 when data is written to ICDR (ICDRT); however, since data is transferred from ICDRT to ICDRS immediately, ICDRF is set to 1 again. Do not write data to ICDR when TRS = 0 because the ICDRE flag value is invalid during the time.

Bit	Bit Name	Initial Value	R/W	Description
3	ALIE	0	R/W	Arbitration Lost Interrupt Enable
				Enables or disables IRIC flag setting and interrupt request when arbitration is lost.
				0: Disables interrupt request when arbitration is lost.
				1: Enables interrupt request when arbitration is lost.
2	ALSL	0	R/W	Arbitration Lost Condition Select
				Selects the condition under which arbitration is lost.
				0: If the SDA pin state disagrees with the data that I²C bus interface outputs at the rise of SCL and the SCL pin is driven low by another device.
				1: If the SDA pin state disagrees with the data that I²C bus interface outputs at the rise of SCL and the SDA line is driven low by another device in idle state or after the start condition instruction was executed.
1	FNC1	0	R/W	Function Bit
0	FNC0	0	R/W	These bits cancel some restrictions on usage. For details, refer to section 17.6, Usage Notes.
				00: Restrictions on operation remaining in effect
				01: Setting prohibited
				10: Setting prohibited
				11: Restrictions on operation canceled

RENESAS

17.3.9   I²C SMBus Control Register (ICSMBCR)

ICSMBCR is used to support the System Management Bus (SMBus) specifications. To support the SMBus specification, SDA output data hold time should be specified in the range of 300 ns to 1000 ns. Table 17.6 shows the relationship between the ICSMBCR setting and output data hold time.

When the SMBus is not supported, the initial value should not be changed. ICSMBCR is enabled to access when bit MSTP4 is cleared to 0.

Bit	Bit Name	Initial Value	R/W	Description
7	SMB5E	0	R/W	SMBus Enable
6	SMB4E	0	R/W	These bits enable/disable to support the SMBus, in combination with bits FSEL1 and FSEL0. Bits SMB5E, SMB4E, SMB3E, SMB2E, SMB1E, and SMB0E control IIC_5, IIC_4, IIC_3, IIC_2, IIC_1, and IIC_0, respectively.
5	SMB3E	0	R/W	
4	SMB2E	0	R/W	
3	SMB1E	0	R/W	0: Disables to support the SMBus
2	SMB0E	00	R/W	1: Enables to support the SMBus
1	FSEL1	0	R/W	Frequency Selection
0	FSEL0	0	R/W	These bits must be specified to match the system clock frequency in order to support the SMBus. For details of the setting, see table 17.7.

Table 17.6   Output Data Hold Time

SMBnE	FSEL1	FSEL0	Min./Max.	Output Data Hold Time (ns)		
				φ = 20 MHz	φ = 25 MHz	φ = 34 MHz
0	—	—	Min.	100*	80*	59*
			Max.	150*	120*	88*
1	0	0	Min.	150*	120*	88*
			Max.	250*	200*	147*
		1	Min.	200*	160*	118*
			Max.	350	280*	206*
	1	0	Min.	300	240*	176*
			Max.	550	440	324
		1	Min.	500	400	294*
			Max.	950	760	559

Notes: n = 0 to 5

  *   Since the value is outside the SMBus specification, it should not be set.

Table 17.7   ISCMBCR Setting

System Clock	SMBnE	FSEL1	FSEL0
20 MHz	1	1	0
20 to 34 MHz	1	1	1

n = 0 to 5

17.4   Operation

17.4.1   I²C Bus Data Format

The I²C bus interface has an I²C bus format and a serial format.

The I²C bus formats are addressing formats with an acknowledge bit. These are shown in figures 17.3 (a) and (b). The first frame following a start condition always consists of 9 bits.

The serial format is a non-addressing format with no acknowledge bit. This is shown in figure 17.4.

Figure 17.5 shows the I²C bus timing.

The symbols used in figures 17.3 to 17.5 are explained in table 17.8.

Figure 17.3   I²C Bus Data Formats (I²C Bus Formats)

Figure 17.4   I²C Bus Data Formats (Serial Formats)

RENESAS

Figure 17.5   I²C Bus Timing

Table 17.8   I²C Bus Data Format Symbols

Symbol	Description
S	Start condition. The master device drives SDA from high to low while SCL is high
SLA	Slave address. The master device selects the slave device.
R/$\overline{\text{W}}$	Indicates the direction of data transfer: from the slave device to the master device when R/$\overline{\text{W}}$ is 1, or from the master device to the slave device when R/W is 0
A	Acknowledge. The receiving device drives SDA low to acknowledge a transfer. (The slave device returns acknowledge in master transmit mode, and the master device returns acknowledge in master receive mode.)
DATA	Transferred data. The bit length of transferred data is set with the BC2 to BC0 bits in ICMR. The MSB first or LSB first is switched with the MLS bit in ICMR.
P	Stop condition. The master device drives SDA from low to high while SCL is high

17.4.2   Initialization

Initialize the IIC by the procedure shown in figure 17.6 before starting transmission/reception of data.

Figure 17.6   Sample Flowchart for IIC Initialization

Note: Be sure to modify the ICMR register after transmit/receive operation has been completed. If the ICMR register is modified during transmit/receive operation, bit counter BC2 to BC0 will be modified erroneously, thus causing incorrect operation.

17.4.3   Master Transmit Operation

In I²C bus format master transmit mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

Figure 17.7 shows the sample flowchart for the operations in master transmit mode.

Figure 17.7   Sample Flowchart for Operations in Master Transmit Mode

The transmission procedure and operations by which data is sequentially transmitted in synchronization with ICDR (ICDRT) write operations, are described below.

1. Initialize the IIC as described in section 17.4.2, Initialization.

2. Read the BBSY flag in ICCR to confirm that the bus is free.

3. Set bits MST and TRS to 1 in ICCR to select master transmit mode.

4. Write 1 to BBSY and 0 to SCP in ICCR. This changes SDA from high to low when SCL is high, and generates the start condition.

5. Then the IRIC and IRTR flags are set to 1. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.

6. Write the data (slave address + R/$\overline{\text{W}}$) to ICDR.

   With the I²C bus format (when the FS bit in SAR or the FSX bit in SARX is 0), the first frame data following the start condition indicates the 7-bit slave address and transmit/receive direction (R/$\overline{\text{W}}$).

   To determine the end of the transfer, the IRIC flag is cleared to 0. After writing to ICDR, clear IRIC continuously so no other interrupt handling routine is executed. If the time for transmission of one frame of data has passed before the IRIC clearing, the end of transmission cannot be determined. The master device sequentially sends the transmission clock and the data written to ICDR. The selected slave device (i.e. the slave device with the matching slave address) drives SDA low at the 9th transmit clock pulse and returns an acknowledge signal.

7. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.

8. Read the ACKB bit in ICSR to confirm that ACKB is cleared to 0. When the slave device has not acknowledged (ACKB bit is 1), operate step [12] to end transmission, and retry the transmit operation.

9. Write the transmit data to ICDR.

   As indicating the end of the transfer, the IRIC flag is cleared to 0. Perform the ICDR write and the IRIC flag clearing sequentially, just as in step [6]. Transmission of the next frame is performed in synchronization with the internal clock.

10. When one frame of data has been transmitted, the IRIC flag is set to 1 at the rise of the 9th transmit clock pulse. After one frame has been transmitted, SCL is automatically fixed low in synchronization with the internal clock until the next transmit data is written.

11. Read the ACKB bit in ICSR.

    Confirm that the slave device has been acknowledged (ACKB bit is 0). When there is still data to be transmitted, go to step [9] to continue the next transmission operation. When the slave device has not acknowledged (ACKB bit is set to 1), operate step [12] to end transmission.

12. Clear the IRIC flag to 0.

Write 0 to ACKE in ICCR, to clear received ACKB contents to 0. Write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.

Figure 17.8   Operation Timing Example in Master Transmit Mode (MLS = WAIT = 0)

Figure 17.9   Stop Condition Issuance Operation Timing Example in Master Transmit Mode (MLS = WAIT = 0)

17.4.4   Master Receive Operation

In I²C bus format master receive mode, the master device outputs the receive clock, receives data, and returns an acknowledge signal. The slave device transmits data.

The master device transmits data containing the slave address and R/$\overline{\text{W}}$ (1: read) in the first frame following the start condition issuance in master transmit mode, selects the slave device, and then switches the mode for receive operation.

Receive Operation Using the HNDS Function (HNDS = 1):

Figure 17.10 shows the sample flowchart for the operations in master receive mode (HNDS = 1).

Figure 17.10   Sample Flowchart for Operations in Master Receive Mode (HNDS = 1)

RENESAS

The reception procedure and operations by which the data reception process is provided in 1-byte units with SCL fixed low at each data reception are described below.

1. Clear the TRS bit in ICCR to 0 to switch from transmit mode to receive mode.

   Clear the ACKB bit in ICSR to 0 (acknowledge data setting).

   Set the HNDS bit in ICXR to 1.

   Clear the IRIC flag to 0 to determine the end of reception.

   Go to step [6] to halt reception operation if the first frame is the last receive data.

2. When ICDR is read (dummy data read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock. (Data from the SDA pin is sequentially transferred to ICDRS in synchronization with the rise of the receive clock pulses.)

3. The master device drives SDA low to return the acknowledge data at the 9th receive clock pulse. The receive data is transferred to ICDRR from ICDRS at the rise of the 9th clock pulse, setting the ICDRF, IRIC, and IRTR flags to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

   The master device drives SCL low from the fall of the 9th receive clock pulse to the ICDR data reading.

4. Clear the IRIC flag to determine the next interrupt.

   Go to step [6] to halt reception operation if the next frame is the last receive data.

5. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock continuously to receive the next data.

   Data can be received continuously by repeating steps [3] to [5].

6. Set the ACKB bit to 1 so as to return the acknowledge data for the last reception.

7. Read ICDR receive data. This clears the ICDRF flag to 0. The master device outputs the receive clock to receive data.

8. When one frame of data has been received, the ICDRF, IRIC, and IRTR flags are set to 1 at the rise of the 9th receive clock pulse.

9. Clear the IRIC flag to 0.

10. Read ICDR receive data after setting the TRS bit. This clears the ICDRF flag to 0.

11. Clear the BBSY bit and SCP bit to 0 in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.

Figure 17.11   Master Receive Mode Operation Timing Example
(MLS = WAIT = 0, HNDS = 1)

Figure 17.12   Stop Condition Issuance Timing Example in Master Receive Mode
(MLS = WAIT = 0, HNDS = 1)

Receive Operation Using the Wait Function:

Figures 17.13 and 17.14 show the sample flowcharts for the operations in master receive mode (WAIT = 1).

Figure 17.13   Sample Flowchart for Operations in Master Receive Mode (receiving multiple bytes) (WAIT = 1)

Figure 17.14   Sample Flowchart for Operations in Master Receive Mode (receiving a single byte) (WAIT = 1)

The reception procedure and operations using the wait function (WAIT bit), by which data is sequentially received in synchronization with ICDR (ICDRR) read operations, are described below.

The following describes the multiple-byte reception procedure. In single-byte reception, some steps of the following procedure are omitted. At this time, follow the procedure shown in figure 17.14

1. Clear the TRS bit in ICCR to 0 to switch from transmit mode to receive mode.

   Clear the ACKB bit in ICSR to 0 to set the acknowledge data.

   Clear the HNDS bit in ICXR to 0 to cancel the handshake function.

   Clear the IRIC flag to 0, and then set the WAIT bit in ICMR to 1.

2. When ICDR is read (dummy data is read), reception is started, and the receive clock is output, and data received, in synchronization with the internal clock.

3. The IRIC flag is set to 1 in either of the following cases. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU.

   (1) At the fall of the 8th receive clock pulse for one frame

      SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag clearing.

   (2) At the rise of the 9th receive clock pulse for one frame

      The IRTR and ICDRF flags are set to 1, indicating that one frame of data has been received. The master device outputs the receive clock continuously to receive the next data.

4. Read the IRTR flag in ICSR.

   If the IRTR flag is 0, execute step [6] to clear the IRIC flag to 0 to release the wait state.

   If the IRTR flag is 1 and the next data is the last receive data, execute step [7] to halt reception.

5. If IRTR flag is 1, read ICDR receive data.

6. Clear the IRIC flag. When the flag is set as (1) in step [3], the master device outputs the 9th clock and drives SDA low at the 9th receive clock pulse to return an acknowledge signal.

   Data can be received continuously by repeating steps [3] to [6].

7. Set the ACKB bit in ICSR to 1 so as to return the acknowledge data for the last reception.

8. After the IRIC flag is set to 1, wait for at least one clock pulse until the rise of the first clock pulse for the next receive data.

9. Set the TRS bit in ICCR to 1 to switch from receive mode to transmit mode. The TRS bit value becomes valid when the rising edge of the next 9th clock pulse is input.

10. Read the ICDR receive data.

11. Clear the IRIC flag to 0.

12. The IRIC flag is set to 1 in either of the following cases.

    (1) At the fall of the 8th receive clock pulse for one frame

        SCL is automatically fixed low in synchronization with the internal clock until the IRIC flag is cleared.

    (2) At the rise of the 9th receive clock pulse for one frame

        The IRTR and ICDRF flags are set to 1, indicating that one frame of data has been received.

13. Read the IRTR flag in ICSR.

    If the IRTR flag is 0, execute step [14] to clear the IRIC flag to 0 to release the wait state.

    If the IRTR flag is 1 and data reception is complete, execute step [15] to issue the stop condition.

14. If IRTR flag is 0, clear the IRIC flag to 0 to release the wait state.

    Execute step [12] to read the IRIC flag to detect the end of reception.

15. Clear the WAIT bit in ICMR to cancel the wait mode.

    Clearing of the IRIC flag should be done while WAIT = 0. (If the WAIT bit is cleared to 0 after clearing the IRIC flag and then an instruction to issue a stop condition is executed, the stop condition may not be issued correctly.)

16. Read the last ICDR receive data.

17. Clear the BBSY bit and SCP bit to 0 in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition.

RENESAS

Figure 17.15   Master Receive Mode Operation Timing Example
(MLS = ACKB = 0, WAIT = 1)

Figure 17.16   Stop Condition Issuance Timing Example in Master Receive Mode
(MLS = ACKB = 0, WAIT = 1)

17.4.5   Slave Receive Operation

In I²C bus format slave receive mode, the master device outputs the transmit clock and transmit data, and the slave device returns an acknowledge signal.

The slave device operates as the device specified by the master device when the slave address in the first frame following the start condition that is issued by the master device matches its own address.

Receive Operation Using the HNDS Function (HNDS = 1):

Figure 17.17 shows the sample flowchart for the operations in slave receive mode (HNDS = 1).

Figure 17.17   Sample Flowchart for Operations in Slave Receive Mode (HNDS = 1)

The reception procedure and operations using the HNDS bit function by which data reception process is provided in 1-byte unit with SCL being fixed low at every data reception, are described below.

1. Initialize the IIC as described in section 17.4.2, Initialization.

   Clear the MST and TRS bits to 0 to set slave receive mode, and set the HNDS bit to 1 and the ACKB bit to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.

2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear the IRIC flag to 0.

3. When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1. The master device then outputs the 7-bit slave address, and transmit/receive direction (R/$\overline{W}$), in synchronization with the transmit clock pulses.

4. When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit (R/$\overline{W}$) is 0, the TRS bit remains cleared to 0, and slave receive operation is performed. If the 8th data bit (R/$\overline{W}$) is 1, the TRS bit is set to 1, and slave transmit operation is performed. When the slave address does not match, receive operation is halted until the next start condition is detected.

5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit as the acknowledge data.

6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

   If the AASX bit has been set to 1, IRTR flag is also set to 1.

7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR, setting the ICDRF flag to 1. The slave device drives SCL low from the fall of the 9th receive clock pulse until data is read from ICDR.

8. Confirm that the STOP bit is cleared to 0, and clear the IRIC flag to 0.

9. If the next frame is the last receive frame, set the ACKB bit to 1.

10. If ICDR is read, the ICDRF flag is cleared to 0, releasing the SCL bus line. This enables the master device to transfer the next data.

    Receive operations can be performed continuously by repeating steps [5] to [10].

11. When the stop condition is detected (SDA is changed from low to high when SCL is high), the BBSY flag is cleared to 0 and the STOP bit is set to 1. If the STOPIM bit has been cleared to 0, the IRIC flag is set to 1.

12. Confirm that the STOP bit is set to 1, and clear the IRIC flag to 0.

RENESAS

Figure 17.18   Slave Receive Mode Operation Timing Example (1) (MLS = 0, HNDS= 1)

Figure 17.19   Slave Receive Mode Operation Timing Example (2) (MLS = 0, HNDS= 1)

Continuous Receive Operation:

Figure 17.20 shows the sample flowchart for the operations in slave receive mode (HNDS = 0).

Figure 17.20   Sample Flowchart for Operations in Slave Receive Mode (HNDS = 0)

The reception procedure and operations in slave receive are described below.

1. Initialize the IIC as described in section 17.4.2, Initialization.

    Clear the MST and TRS bits to 0 to set slave receive mode, and set the HNDS and ACKB bits to 0. Clear the IRIC flag in ICCR to 0 to see the end of reception.

2. Confirm that the ICDRF flag is 0. If the ICDRF flag is set to 1, read the ICDR and then clear the IRIC flag to 0.

3. When the start condition output by the master device is detected, the BBSY flag in ICCR is set to 1. The master device then outputs the 7-bit slave address, and transmit/receive direction (R/W) in synchronization with the transmit clock pulses.

4. When the slave address matches in the first frame following the start condition, the device operates as the slave device specified by the master device. If the 8th data bit (R/$\overline{\text{W}}$) is 0, the TRS bit remains cleared to 0, and slave receive operation is performed. If the 8th data bit (R/$\overline{\text{W}}$) is 1, the TRS bit is set to 1, and slave transmit operation is performed. When the slave address does not match, receive operation is halted until the next start condition is detected.

5. At the 9th clock pulse of the receive frame, the slave device returns the data in the ACKB bit as the acknowledge data.

6. At the rise of the 9th clock pulse, the IRIC flag is set to 1. If the IEIC bit has been set to 1, an interrupt request is sent to the CPU.

    If the AASX bit has been set to 1, the IRTR flag is also set to 1.

7. At the rise of the 9th clock pulse, the receive data is transferred from ICDRS to ICDRR, setting the ICDRF flag to 1.

8. Confirm that the STOP bit is cleared to 0 and clear the IRIC flag to 0.

9. If the next read data is the third last receive frame, wait for at least one frame time to set the ACKB bit. Set the ACKB bit after the rise of the 9th clock pulse of the second last receive frame.

10. Confirm that the ICDRF flag is set to 1 and read ICDR. This clears the ICDRF flag to 0.

11. At the rise of the 9th clock pulse or when the receive data is transferred from IRDRS to ICDRR due to ICDR read operation, The IRIC and ICDRF flags are set to 1.

12. When the stop condition is detected (SDA is changed from low to high when SCL is high), the BBSY flag is cleared to 0 and the STOP or ESTP flag is set to 1. If the STOPIM bit has been cleared to 0, the IRIC flag is set to 1. In this case, execute step 14 to read the last receive data.

13. Clear the IRIC flag to 0.

Receive operations can be performed continuously by repeating steps 9 to 13.

14. Confirm that the ICDRF flag is set to 1, and read ICDR.
15. Clear the IRIC flag.

Figure 17.21   Slave Receive Mode Operation Timing Example (1)
(MLS = ACKB = 0, HNDS = 0)

Figure 17.22   Slave Receive Mode Operation Timing Example (2)
(MLS = ACKB = 0, HNDS = 0)

17.4.6   Slave Transmit Operation

If the slave address matches to the address in the first frame (address reception frame) following the start condition detection when the 8th bit data (R/$\overline{\text{W}}$) is 1 (read), the TRS bit in ICCR is automatically set to 1 and the mode changes to slave transmit mode.

Figure 17.23 shows the sample flowchart for the operations in slave transmit mode.

Figure 17.23   Sample Flowchart for Slave Transmit Mode

In slave transmit mode, the slave device outputs the transmit data, while the master device outputs the receive clock and returns an acknowledge signal. The transmission procedure and operations in slave transmit mode are described below.

1. Initialize slave receive mode and wait for slave address reception.
2. When the slave address matches in the first frame following detection of the start condition, the slave device drives SDA low at the 9th clock pulse and returns an acknowledge signal. If the 8th data bit (R/$\overline{\text{W}}$) is 1, the TRS bit in ICCR is set to 1, and the mode changes to slave transmit mode automatically. The IRIC flag is set to 1 at the rise of the 9th clock. If the IEIC bit in ICCR has been set to 1, an interrupt request is sent to the CPU. At the same time, the ICDRE flag is set to 1. The slave device drives SCL low from the fall of the 9th transmit clock until ICDR data is written, to disable the master device to output the next transfer clock.
3. After clearing the IRIC flag to 0, write data to ICDR. At this time, the ICDRE flag is cleared to 0. The written data is transferred to ICDRS, and the ICDRE and IRIC flags are set to 1 again. The slave device sequentially sends the data written into ICDRS in accordance with the clock output by the master device.

    The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR register writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.
4. The master device drives SDA low at the 9th clock pulse, and returns an acknowledge signal. As this acknowledge signal is stored in the ACKB bit in ICSR, this bit can be used to determine whether the transfer operation was performed successfully. When one frame of data has been transmitted, the IRIC flag in ICCR is set to 1 at the rise of the 9th transmit clock pulse. When the ICDRE flag is 0, the data written into ICDR is transferred to ICDRS and the ICDRE and IRIC flags are set to 1 again. If the ICDRE flag has been set to 1, this slave device drives SCL low from the fall of the 9th transmit clock until data is written to ICDR.
5. To continue transmission, write the next data to be transmitted into ICDR. The ICDRE flag is cleared to 0. The IRIC flag is cleared to 0 to detect the end of transmission. Processing from the ICDR register writing to the IRIC flag clearing should be performed continuously. Prevent any other interrupt processing from being inserted.

    Transmit operations can be performed continuously by repeating steps 4 and 5.

6. Clear the IRIC flag to 0.
7. To end transmission, clear the ACKE bit in the ICCR register to 0, to clear the acknowledge bit stored in the ACKB bit to 0.
8. Clear the TRS bit to 0 for the next address reception, to set slave receive mode.
9. Dummy-read ICDR to release SCL on the slave side.

RENESAS

10. When the stop condition is detected, that is, when SDA is changed from low to high when SCL is high, the BBSY flag in ICCR is cleared to 0 and the STOP flag in ICSR is set to 1. When the STOPIM bit in ICXR is 0, the IRIC flag is set to 1. If the IRIC flag has been set, it is cleared to 0.

Figure 17.24   Slave Transmit Mode Operation Timing Example
(MLS = 0)

17.4.7   IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the FS bit in SAR, and the FSX bit in SARX. If the ICDRE or ICDRF flag is set to 1, SCL is automatically held low after one frame has been transferred; this timing is synchronized with the internal clock. Figures 17.25 to 17.27 show the IRIC set timing and SCL control.

Figure 17.25   IRIC Setting Timing and SCL Control (1)

RENESAS

When WAIT = 1, and FS = 0 or FSX = 0 (I²C bus format, wait inserted)

(a) Data transfer ends with ICDRE=0 at transmission, or ICDRF=0 at reception.

(b) Data transfer ends with ICDRE=1 at transmission, or ICDRF=1 at reception.

Figure 17.26   IRIC Setting Timing and SCL Control (2)

When FS = 1 and FSX = 1 (clocked synchronous serial format)

(a) Data transfer ends with ICDRE=0 at transmission, or ICDRF=0 at reception.

(b) Data transfer ends with ICDRE=1 at transmission, or ICDRF=1 at reception.

Figure 17.27   IRIC Setting Timing and SCL Control (3)

17.4.8   Operation Using the DTC

This LSI provides the DTC to allow continuous data transfer. The DTC is initiated when the IRTR flag is set to 1, which is one of the two interrupt flags (IRTR and IRIC). When the ACKE bit is 0, the ICDRE, IRIC, and IRTR flags are set at the end of data transmission regardless of the acknowledge bit value. When the ACKE bit is 1, the ICDRE, IRIC, and IRTR flags are set if data transmission is completed with the acknowledge bit value of 0, and when the ACKE bit is 1, only the IRIC flag is set if data transmission is completed with the acknowledge bit value of 1.

When initiated, DTC transfers specified number of bytes, clears the ICDRE, IRIC, and IRTR flags to 0. Therefore, no interrupt is generated during continuous data transfer; however, if data transmission is completed with the acknowledge bit value of 1 when the ACKE bit is 1, DTC is not initiated, thus allowing an interrupt to be generated if enabled.

The acknowledge bit may indicate specific events such as completion of receive data processing for some receiving devices, and for other receiving devices, the acknowledge bit may be held to 1, indicating no specific events.

The I²C bus format provides for selection of the slave device and transfer direction by means of the slave address and the R/$\overline{W}$ bit, confirmation of reception with the acknowledge bit, indication of the last frame, and so on. Therefore, continuous data transfer using the DTC must be carried out in conjunction with CPU processing by means of interrupts.

Table 17.9 shows some examples of processing using the DTC. These examples assume that the number of transfer data bytes is known in slave mode.

Table 17.9   Examples of Operation Using the DTC

Item	Master Transmit Mode	Master Receive Mode	Slave Transmit Mode	Slave Receive Mode
Slave address + R/$\overline{W}$ bit transmission/ reception	Transmission by DTC (ICDR write)	Transmission by CPU (ICDR write)	Reception by CPU (ICDR read)	Reception by CPU (ICDR read)
Dummy data read	—	Processing by CPU (ICDR read)	—	—
Actual data transmission/ reception	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)	Transmission by DTC (ICDR write)	Reception by DTC (ICDR read)
Dummy data (H'FF) write	—	—	Processing by DTC (ICDR write)	—
Last frame processing	Not necessary	Reception by CPU (ICDR read)	Not necessary	Reception by CPU (ICDR read)
Transfer request processing after last frame processing	1st time: Clearing by CPU 2nd time: Stop condition issuance by CPU	Not necessary	Automatic clearing on detection of stop condition during transmission of dummy data (H'FF)	Not necessary
Setting of number of DTC transfer data frames	Transmission: Actual data count + 1 (+1 equivalent to slave address + R/$\overline{W}$ bits)	Reception: Actual data count	Transmission: Actual data count + 1 (+1 equivalent to dummy data (H'FF))	Reception: Actual data count

17.4.9   Noise Canceler

The logic levels at the SCL and SDA pins are routed through noise cancelers before being latched internally. Figure 17.28 shows a block diagram of the noise canceler.

The noise canceler consists of two cascaded latches and a match detector. The SCL (or SDA) pin input signal is sampled on the system clock, but is not passed forward to the next circuit unless the outputs of both latches agree. If they do not agree, the previous value is held.

Figure 17.28   Block Diagram of Noise Canceler

17.4.10   Initialization of Internal State

The IIC has a function for forcible initialization of its internal state if a deadlock occurs during communication.

Initialization is executed in accordance with clearing ICE bit.

Scope of Initialization: The initialization executed by this function covers the following items:

- ICDRE and ICDRF internal flags
- Transmit/receive sequencer and internal operating clock counter
- Internal latches for retaining the output state of the SCL and SDA pins (wait, clock, data output, etc.)

The following items are not initialized:

- Actual register values (ICDR, SAR, SARX, ICMR, ICCR, ICSR, ICXR (other than ICDRE and ICDRF))
- Internal latches used to retain register read information for setting/clearing flags in the ICMR, ICCR, and ICSR registers
- The value of the ICMR register bit counter (BC2 to BC0)
- Generated interrupt sources (interrupt sources transferred to the interrupt controller)

Notes on Initialization:

- Interrupt flags and interrupt sources are not cleared, and so flag clearing measures must be taken as necessary.
- Basically, other register flags are not cleared either, and so flag clearing measures must be taken as necessary.
- If a flag clearing setting is made during transmission/reception, the IIC module will stop transmitting/receiving at that point and the SCL and SDA pins will be released. When transmission/reception is started again, register initialization, etc., must be carried out as necessary to enable correct communication as a system.

The value of the BBSY bit cannot be modified directly by this module clear function, but since the stop condition pin waveform is generated according to the state and release timing of the SCL and SDA pins, the BBSY bit may be cleared as a result. Similarly, state switching of other bits and flags may also have an effect.

To prevent problems caused by these factors, the following procedure should be used when initializing the IIC state.

1. Execute initialization of the internal state according to the ICE bit clearing.
2. Execute a stop condition issuance instruction (write 0 to BBSY and SCP) to clear the BBSY bit to 0, and wait for two transfer rate clock cycles.
3. Re-execute initialization of the internal state according to the ICE bit clearing.
4. Initialize (re-set) the IIC registers.

17.5   Interrupt Source

The IIC interrupt source is IICI. The IIC interrupt sources and their priority order are shown in table 17.10. Each interrupt source is enabled or disabled by the ICCR interrupt enable bit and transferred to the interrupt controller independently.

Table 17.10 IIC Interrupt Source

Channel	Bit Name	Enable Bit	Interrupt Source	Interrupt Flag	DTC Activation	Priority
2	IICI2	IEIC	I²C bus interface interrupt request	IRIC	Possible	High
3	IICI3	IEIC	I²C bus interface interrupt request	IRIC	Possible	
0	IICI0	IEIC	I²C bus interface interrupt request	IRIC	Possible	
1	IICI1	IEIC	I²C bus interface interrupt request	IRIC	Possible	
4	IICI4	IEIC	I²C bus interface interrupt request	IRIC	Not possible	
5	IICI5	IEIC	I²C bus interface interrupt request	IRIC	Not possible	Low

17.6   Usage Notes

1. In master mode, if an instruction to generate a start condition is immediately followed by an instruction to generate a stop condition, neither condition will be output correctly. To output consecutive start and stop conditions*, after issuing the instruction that generates the start condition, read the relevant DR registers of I²C bus output pins, check that SCL and SDA are both low. If the ICE bit is set to 1, pin state can be monitored by reading DR register. Then issue the instruction that generates the stop condition. Note that SCL may not yet have gone low when BBSY is cleared to 0.

Note: *   An illegal procedure in the I²C bus specification.

2. Either of the following two conditions will start the next transfer. Pay attention to these conditions when accessing to ICDR.
   — Write to ICDR when ICE = 1 and TRS = 1 (including automatic transfer from ICDRT to ICDRS)
   — Read from ICDR when ICE = 1 and TRS = 0 (including automatic transfer from ICDRS to ICDRR)

3. Table 17.11 shows the timing of SCL and SDA outputs in synchronization with the internal clock. Timings on the bus are determined by the rise and fall times of signals affected by the bus load capacitance, series resistance, and parallel resistance.

Table 17.11 I²C Bus Timing (SCL and SDA Outputs)

Item	Symbol	Output Timing	Unit	Notes
SCL output cycle time	t_{SCLO}	28 t_{cyc} to 512 t_{cyc}	ns	See figure
SCL output high pulse width	t_{SCLHO}	0.5 t_{SCLO}	ns	26.28
SCL output low pulse width	t_{SCLLO}	0.5 t_{SCLO}	ns	(reference)
SDA output bus free time	t_{BUFO}	0.5 t_{SCLO} − 1 t_{cyc}	ns	
Start condition output hold time	t_{STAHO}	0.5 t_{SCLO} − 1 t_{cyc}	ns	
Retransmission start condition output setup time	t_{STASO}	1 t_{SCLO}	ns	
Stop condition output setup time	t_{STOSO}	0.5 t_{SCLO} + 2 t_{cyc}	ns	
Data output setup time (master)	t_{SDASO}	1 t_{SCLLO} − 3 t_{cyc}	ns	
Data output setup time (slave)		1 t_{SCLLO} − (6 t_{cyc} or 12 t_{cyc}*)		
Data output hold time	t_{SDAHO}	3 t_{cyc}	ns	

Note: *   6 t_{cyc} when IICXn is 0, 12 t_{cyc} when IICXn is 1 (n = 0 to 5).

4. SCL and SDA input are sampled in synchronization with the internal clock. The AC timing therefore depends on the system clock cycle t_{cyc}, as shown in section 26, Electrical Characteristics. Note that the I²C bus interface AC timing specification will not be met with a system clock frequency of less than 5 MHz.

5. The I²C bus interface specification for the SCL rise time t_{sr} is 1000 ns or less (300 ns for high-speed mode). In master mode, the I²C bus interface monitors the SCL line and synchronizes one bit at a time during communication. If t_{sr} (the time for SCL to go from low to V_{IH}) exceeds the time determined by the input clock of the I²C bus interface, the high period of SCL is extended. The SCL rise time is determined by the pull-up resistance and load capacitance of the SCL line. To insure proper operation at the set transfer rate, adjust the pull-up resistance and load capacitance so that the SCL rise time does not exceed the values given in table 17.12.

Table 17.12 Permissible SCL Rise Time (t_{sr}) Values

				Time Indication [ns]			
TCSS	IICXn	t_{cyc} Indi-cation		I²C Bus Specification (Max.)	ϕ = 20 MHz	ϕ = 25 MHz	ϕ = 34 MHz
0	0	7.5 t_{cyc}	Standard mode	1000	375	300	221
			High-speed mode	300	300	300	221
	1	17.5 t_{cyc}	Standard mode	1000	875	700	515
1	0		High-speed mode	300	300	300	300
1	1	37.5 t_{cyc}	Standard mode	1000	1000	1000	1000
			High-speed mode	300	300	300	300

Note: n = 0 to 5

RENESAS

6. The I²C bus interface specifications for the SCL and SDA rise and fall times are under 1000 ns and 300 ns. The I²C bus interface SCL and SDA output timing is prescribed by t_{cyc}, as shown in table 17.11. However, because of the rise and fall times, the I²C bus interface specifications may not be satisfied at the maximum transfer rate. Table 17.13 shows output timing calculations for different operating frequencies, including the worst-case influence of rise and fall times.

t_{BUFO} fails to meet the I²C bus interface specifications at any frequency. The solution is either (a) to provide coding to secure the necessary interval (approximately 1 µs) between issuance of a stop condition and issuance of a start condition, or (b) to select devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

t_{SCLLO} in high-speed mode and t_{STASO} in standard mode fail to satisfy the I²C bus interface specifications for worst-case calculations of t_{Sr}/t_{Sf}. Possible solutions that should be investigated include (a) adjusting the rise and fall times by means of a pull-up resistor and capacitive load, (b) reducing the transfer rate to meet the specifications, or (c) selecting devices whose input timing permits this output timing for use as slave devices connected to the I²C bus.

Table 17.13 I²C Bus Timing (with Maximum Influence of t_{Sr}/t_{Sf})

Item	t_{cyc} Indication		Time Indication (at Maximum Transfer Rate) [ns]				
			t_s/t_{sf} Influence (Max.)	I²C Bus Specification (Min.)	ϕ = 20 MHz	ϕ = 25 MHz	ϕ = 34 MHz
—	—	Standard mode	—	—	$\phi/200$	$\phi/224$	$\phi/224$
—	—	High-speed mode	—	—	$\phi/48$	$\phi/56$	$\phi/80$
t_{SCLHO}	$0.5\ t_{SCLO}\ (-t_{Sr})$	Standard mode	−1000	4000	4000	3480	3706
		High-speed mode	−300	600	900	820	876
t_{SCLLO}	$0.5\ t_{SCLO}\ (-t_{Sf})$	Standard mode	−250	4700	4750	4230	4456
		High-speed mode	−250	1300	950*	870*	926*
t_{BUFO}	$0.5\ t_{SCLO} - 1\ t_{cyc}$ $(-t_{Sr})$	Standard mode	−1000	4700	3950*	3440*	3676*
		High-speed mode	−300	1300	850*	780*	847*
t_{STAHO}	$0.5\ t_{SCLO} - 1\ t_{cyc}$ $(-t_{Sf})$	Standard mode	−250	4000	4700	4190	4426
		High-speed mode	−250	600	900	830	897
t_{STASO}	$1\ t_{SCLO}\ (-t_{Sr})$	Standard mode	−1000	4700	9000	7960	8412
		High-speed mode	−300	600	2100	1940	2053
t_{STOSO}	$0.5\ t_{SCLO} + 2\ t_{cyc}$ $(-t_{Sr})$	Standard mode	−1000	4000	4100	3560	3765
		High-speed mode	−300	600	1000	900	935
t_{SDASO} (master)	$1\ t_{SCLLO}{}^{*3} - 3\ t_{cyc}$ $(-t_{Sr})$	Standard mode	−1000	250	3600	3110	3368
		High-speed mode	−300	100	500	450	538
t_{SDASO} (slave)	$1\ t_{SCLL}{}^{*3} - 12\ t_{cyc}{}^{*2}$ $(-t_{Sr})$	Standard mode	−1000	250	3100	3220	3347
		High-speed mode	−300	100	400	520	64
t_{SDAHO}	$3\ t_{cyc}$	Standard mode	0	0	150	120	88
		High-speed mode	0	0	150	120	88

Notes: 1. Does not meet the I²C bus interface specification. Remedial action such as the following is necessary: (a) secure a start/stop condition issuance interval; (b) adjust the rise and fall times by means of a pull-up resistor and capacitive load; (c) reduce the transfer rate; (d) select slave devices whose input timing permits this output timing.

The values in the above table will vary depending on the settings of the bits TCSS, IICX3 to IICX0 and CKS2 to CKS0. Depending on the frequency it may not be possible to achieve the maximum transfer rate; therefore, whether or not the I²C bus interface specifications are met must be determined in accordance with the actual setting conditions.

2. Value when the IICXn bit is set to 1. When the IICXn bit is cleared to 0, the value is (– 6t$_{cyc}$) (n = 0 to 5).

3. Calculated using the I²C bus specification values (standard mode: 4700 ns min.; high-speed mode: 1300 ns min.).

7. Notes on ICDR register read at end of master reception

To halt reception at the end of a receive operation in master receive mode, set the TRS bit to 1 and write 0 to BBSY and SCP in ICCR. This changes SDA from low to high when SCL is high, and generates the stop condition. After this, receive data can be read by means of an ICDR read, but if data remains in the buffer the ICDRS receive data will not be transferred to ICDR, and so it will not be possible to read the second byte of data.

If it is necessary to read the second byte of data, issue the stop condition in master receive mode (i.e. with the TRS bit cleared to 0). When reading the receive data, first confirm that the BBSY bit in the ICCR register is cleared to 0, the stop condition has been generated, and the bus has been released, then read the ICDR register with TRS cleared to 0.

Note that if the receive data (ICDR data) is read in the interval between execution of the instruction for issuance of the stop condition (writing of 0 to BBSY and SCP in ICCR) and the actual generation of the stop condition, the clock may not be output correctly in subsequent master transmission.

Clearing of the MST bit after completion of master transmission/reception, or other modifications of IIC control bits to change the transmit/receive operating mode or settings, must be carried out during interval (a) in figure 17.29 (after confirming that the BBSY bit has been cleared to 0 in the ICCR register).

RENESAS

Figure 17.29   Notes on Reading Master Receive Data

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B′11 in
ICXR.

8. Notes on start condition issuance for retransmission

Figure 17.30 shows the timing of start condition issuance for retransmission, and the timing for subsequently writing data to ICDR, together with the corresponding flowchart. Write the transmit data to ICDR after the start condition for retransmission is issued and then the start condition is actually generated.

Figure 17.30   Flowchart for Start Condition Issuance Instruction for Retransmission and Timing

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B′11 in ICXR.

9. Note on when I²C bus interface stop condition instruction is issued

In a situation where the rise time of the 9th clock of SCL exceeds the stipulated value because of a large bus load capacity or where a slave device in which a wait can be inserted by driving the SCL pin low is used, the stop condition instruction should be issued after reading SCL after the rise of the 9th clock pulse and determining that it is low.

Figure 17.31   Stop Condition Issuance Timing

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B'11 in ICXR.

10. Note on IRIC flag clear when the wait function is used

When the wait function is used in I²C bus interface master mode and in a situation where the rise time of SCL exceeds the stipulated value or where a slave device in which a wait can be inserted by driving the SCL pin low is used, the IRIC flag should be cleared after determining that the SCL is low.

If the IRIC flag is cleared to 0 when WAIT = 1 while the SCL is extending the high level time, the SDA level may change before the SCL goes low, which may generate a start or stop condition erroneously.

RENESAS

Figure 17.32   IRIC Flag Clearing Timing When WAIT = 1

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B'11 in ICXR.

11. Note on ICDR register read and ICCR register access in slave transmit mode

In I²C bus interface slave transmit mode, do not read ICDR or do not read/write from/to ICCR during the time shaded in figure 17.33. However, such read and write operations source no problem in interrupt handling processing that is generated in synchronization with the rising edge of the 9th clock pulse because the shaded time has passed before making the transition to interrupt handling.

To handle interrupts securely, be sure to keep either of the following conditions.

— Read ICDR data that has been received so far or read/write from/to ICCR before starting the receive operation of the next slave address.

— Monitor the BC2 to BC0 counter in ICMR; when the count is B'000 (8th or 9th clock pulse), wait for at least two transfer clock times in order to read ICDR or read/write from/to ICCR during the time other than the shaded time.

**Figure 17.33   ICDR Register Read and ICCR Register Access Timing
in Slave Transmit Mode**

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B'11 in
        ICXR.

12. Note on TRS bit setting in slave mode

   In I²C bus interface slave mode, if the TRS bit value in ICCR is set after detecting the rising
   edge of the 9th clock pulse or the stop condition before detecting the next rising edge on the
   SCL pin (the time indicated as (a) in figure 17.34), the bit value becomes valid immediately
   when it is set. However, if the TRS bit is set during the other time (the time indicated as (b) in
   figure 17.34), the bit value is suspended and remains invalid until the rising edge of the 9th
   clock pulse or the stop condition is detected. Therefore, when the address is received after the
   restart condition is input without the stop condition, the effective TRS bit value remains 1
   (transmit mode) internally and thus the acknowledge bit is not transmitted after the address has
   been received at the 9th clock pulse.

   To receive the address in slave mode, clear the TRS bit to 0 during the time indicated as (a) in
   figure 17.34. To release the SCL low level that is held by means of the wait function in slave
   mode, clear the TRS bit to and then dummy-read ICDR.

Figure 17.34   TRS Bit Set Timing in Slave Mode

Note: This restriction on usage can be canceled by setting the FNC1 and FNC0 bits to B'11 in ICXR.

13. Note on ICDR read in transmit mode and ICDR write in receive mode

When ICDR is read in transmit mode (TRS = 1) or ICDR is written to in receive mode (TRS = 0), the SCL pin may not be held low in some cases after transmit/receive operation has been completed, thus inconveniently allowing clock pulses to be output on the SCL bus line before ICDR is accessed correctly. To access ICDR correctly, read the ICDR after setting receive mode or write to the ICDR after setting transmit mode.

14. Note on ACKE and TRS bits in slave mode

In the I²C bus interface, if 1 is received as the acknowledge bit value (ACKB = 1) in transmit mode (TRS = 1) and then the address is received in slave mode without performing appropriate processing, interrupt handling may start at the rising edge of the 9th clock pulse even when the address does not match. Similarly, if the start condition and address are transmitted from the master device in slave transmit mode (TRS = 1), the ICDRE flag is set, and 1 is received as the acknowledge bit value (ACKB = 1), the IRIC flag may be set thus causing an interrupt source even when the address does not match.

To use the I²C bus interface module in slave mode, be sure to follow the procedures below.

— When having received 1 as the acknowledge bit value for the last transmit data at the end of a series of transmit operation, clear the ACKE bit in ICCR once to initialize the ACKB bit to 0.

— Set receive mode (TRS = 0) before the next start condition is input in slave mode. Complete transmit operation by the procedure shown in figure 17.23, in order to switch from slave transmit mode to slave receive mode.

15. Notes on Arbitration Lost in Master Mode Operation

The I²C bus interface recognizes the data in transmit/receive frame as an address when arbitration is lost in master mode and a transition to slave receive mode is automatically carried out.

When arbitration is lost not in the first frame but in the second frame or subsequent frame, transmit/receive data that is not an address is compared with the value set in the SAR or SARX register as an address. If the receive data matches with the address in the SAR or SARX register, the I²C bus interface erroneously recognizes that the address call has occurred. (See figure 17.35.)

In multi-master mode, a bus conflict could happen. When the I²C bus interface is operated in master mode, check the state of the AL bit in the ICSR register every time after one frame of data has been transmitted or received.

When arbitration is lost during transmitting the second frame or subsequent frame, take avoidance measures.

RENESAS

Figure 17.35   Diagram of Erroneous Operation when Arbitration Lost

Though it is prohibited in the normal I²C protocol, the same problem may occur when the MST bit is erroneously set to 1 and a transition to master mode is occurred during data transmission or reception in slave mode.

When the MST bit is set to 1 during data transmission or reception in slave mode, the arbitration decision circuit is enabled and arbitration is lost if conditions are satisfied. In this case, the transmit/receive data which is not an address may be erroneously recognized as an address.

In multi-master mode, pay attention to the setting of the MST bit when a bus conflict may occur. In this case, the MST bit in the ICCR register should be set to 1 according to the order below.

A. Make sure that the BBSY flag in the ICCR register is 0 and the bus is free before setting the MST bit.

B. Set the MST bit to 1.

C. To confirm that the bus was not entered to the busy state while the MST bit is being set, check that the BBSY flag in the ICCR register is 0 immediately after the MST bit has been set.

Note: Above restrictions can be released by setting the bits FNC1 and FNC2 in ICXR to B'11.

Section 18   LPC Interface (LPC)

This LSI has an on-chip LPC interface.

The LPC includes three register sets, each of which comprises data and status registers, control register, the fast Gate A20 logic circuit, and the host interrupt request circuit.

The LPC performs serial transfer of cycle type, address, and data, synchronized with the 33 MHz PCI clock. It uses four signal lines for address/data and one for host interrupt requests. This LPC module supports I/O read and I/O write cycle transfers. It is also provided with power-down functions that can control the PCI clock and shut down the LPC interface.

18.1   Features

- Supports LPC interface I/O read and I/O write cycles
    — Uses four signal lines (LAD3 to LAD0) to transfer the cycle type, address, and data.
    — Uses three control signals: clock (LCLK), reset ($\overline{\text{LRESET}}$), and frame ($\overline{\text{LFRAME}}$).
- Three register sets comprising data and status registers
    — The basic register set comprises three bytes: an input register (IDR), output register (ODR), and status register (STR).
    — I/O addresses from H'0000 to H'FFFF are selected for channels 1 to 3.
    — A fast Gate A20 function is provided for channel 1.
    — For channel 3, sixteen bidirectional data register bytes can be manipulated in addition to the basic register set.
- Supports SCIF
    — The LPC interface is connected to the SCIF, allowing direct control of the SCIF by the LPC host.

RENESAS

- Supports SERIRQ
  - Host interrupt requests are transferred serially on a single signal line (SERIRQ).
  - On channel 1, HIRQ1 and HIRQ12 can be generated.
  - On channels 2 and 3, SMI, HIRQ6, and HIRQ9 to HIRQ11 can be generated.
  - In the SCIF, SMI, and HIRQ1 to HIRQ15 can be generated.
  - Operation can be switched between quiet mode and continuous mode.
  - The $\overline{\text{CLKRUN}}$ signal can be manipulated to restart the PCI clock (LCLK).
- Power-down modes and interrupts
  - The LPC module can be shut down by inputting the $\overline{\text{LPCPD}}$ signal.
  - Three pins, $\overline{\text{PME}}$, $\overline{\text{LSMI}}$, and LSCI, are provided for general input/output.
- Supports version 1.5 of the Intelligent Platform Management Interface (IPMI) specifications
  - Channel 3 supports the SMIC interface, KCS interface, and BT interface.

RENESAS

Figure 18.1 shows a block diagram of the LPC.

Figure 18.1   Block Diagram of LPC

[Legend]
HICR0 to HICR5:	Host interface control registers 0 to 5
LADR12H, LADR12L:	LPC channel 1, 2 address registers 12H and 12L
LADR3H, LADR3L:	LPC channel 3 address registers 3H and 3L
IDR1 to IDR3:	Input data registers 1 to 3
ODR1 to ODR3:	Output data registers 1 to 3
STR1 to STR3:	Status registers 1 to 3
TWR0MW:	Bidirectional data register 0MW
TWR0SW:	Bidirectional data register 0SW
TWR1 to TWR15:	Bidirectional data registers 1 to 15
SIRQCR0 to SIRQCR5:	SERIRQ control registers 0 to 5
HISEL:	Host interface select register

18.2   Input/Output Pins

Table 18.1 lists the LPC pin configuration.

Table 18.1   Pin Configuration

Name	Abbreviation	Port	I/O	Function
LPC address/ data 3 to 0	LAD3 to LAD0	PE to PE0	I/O	Cycle type/address/data signals serially (4-signal-line) transferred in synchronization with LCLK
LPC frame	$\overline{\text{LFRAME}}$	PE4	Input[1]	Transfer cycle start and forced termination signal
LPC reset	$\overline{\text{LRESET}}$	PE5	Input[1]	LPC interface reset signal
LPC clock	LCLK	PE6	Input	33-MHz PCI clock signal
Serialized interrupt request	SERIRQ	PE7	I/O[1]	Serialized host interrupt request signal (SMI, HIRQ1 to HIRQ15) in synchronization with LCLK
LSCI general output	LSCI	PD0	Output[1, 2]	General output
LSMI general output	$\overline{\text{LSMI}}$	PD1	Output[1, 2]	General output
PME general output	$\overline{\text{PME}}$	PD2	Output[1, 2]	General output
GATE A20	GA20	PD3	Output[1, 2]	Gate A20 control signal output
LPC clock run	$\overline{\text{CLKRUN}}$	PD4	I/O[1, 2]	LCLK restart request signal when serial host interrupt is requested
LPC power-down	$\overline{\text{LPCPD}}$	PD5	Input[1]	LPC module shutdown signal

Notes: 1. Pin state monitoring input is possible in addition to the LPC interface control input/output function.

2. Only 0 can be output. If 1 is output, the pin is in the high-impedance state, so an external resistor is necessary to pull the signal up to VCC.

18.3 Register Descriptions

The LPC has the following registers.

- Host interface control register 0 (HICR0)
- Host interface control register 1 (HICR1)
- Host interface control register 2 (HICR2)
- Host interface control register 3 (HICR3)
- Host interface control register 4 (HICR4)
- Host interface control register 5 (HICR5)
- Pin function control register (PINFNCR)
- LPC channel 1, 2 address register H, L (LADR12H, LADR12L)
- LPC channel 3 address register H, L (LADR3H, LADR3L)
- Input data register 1 (IDR1)
- Input data register 2 (IDR2)
- Input data register 3 (IDR3)
- Output data register 1 (ODR1)
- Output data register 2 (ODR2)
- Output data register 3 (ODR3)
- Status register 1 (STR1)
- Status register 2 (STR2)
- Status register 3 (STR3)
- Bidirectional data registers 0 to 15 (TWR0 to TWR15)
- SERIRQ control register 0 (SIRQCR0)
- SERIRQ control register 1 (SIRQCR1)
- SERIRQ control register 2 (SIRQCR2)
- SERIRQ control register 3 (SIRQCR3)
- SERIRQ control register 4 (SIRQCR4)
- SERIRQ control register 5 (SIRQCR5)
- Host interface select register (HISEL)
- SCIF address register H, L (SCIFADRH, SCIFADRL)

The following registers are necessary for SMIC mode
- SMIC flag register (SMICFLG)
- SMIC control/status register (SMICCSR)
- SMIC data register (SMICDTR)
- SMIC interrupt register 0 (SMICIR0)
- SMIC interrupt register 1 (SMICIR1)

The following registers are necessary for BT mode
- BT status register 0 (BTSR0)
- BT status register 1 (BTSR1)
- BT control/status register 0 (BTCSR0)
- BT control/status register 1 (BTCSR1)
- BT control register (BTCR)
- BT data buffer (BTDTR)
- BT interrupt mask register (BTIMSR)
- FIFO valid size register 0 (BTFVSR0)
- FIFO valid size register 1 (BTFVSR1)

RENESAS

18.3.1   Host Interface Control Registers 0 and 1 (HICR0 and HICR1)

HICR0 and HICR1 contain control bits that enable or disable LPC interface functions, control bits that determine pin output and the internal state of the LPC interface, and status flags that monitor the internal state of the LPC interface.

- HICR0

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	LPC3E	0	R/W	—	LPC Enable 3 to 1
6	LPC2E	0	R/W	—	Enable or disable the LPC interface function. When the
5	LPC1E	0	R/W	—	LPC interface is enabled (one of the three bits is set to 1), processing for data transfer between the slave (this LSI) and the host is performed using pins LAD3 to LAD0, $\overline{\text{LFRAME}}$, $\overline{\text{LRESET}}$, LCLK, SERIRQ, $\overline{\text{CLKRUN}}$, and $\overline{\text{LPCPD}}$.

- LPC3E

  0: LPC channel 3 operation is disabled
     No address (LADR3) matches for IDR3, ODR3, STR3, TWR0 to TWR15, SMIC, KCS, or BT

  1: LPC channel 3 operation is enabled

- LPC2E

  0: LPC channel 2 operation is disabled
     No address (LADR2) matches for IDR2, ODR2, or STR2

  1: LPC channel 2 operation is enabled

- LPC1E

  0: LPC channel 1 operation is disabled
     No address (LADR1) matches for IDR1, ODR1, or STR1

  1: LPC channel 1 operation is enabled

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
4	FGA20E	0	R/W	—	Fast Gate A20 Function Enable
					Enables or disables the fast Gate A20 function. The PD3DDR bit should be cleared to 0 when the LPC is used. With the fast Gate A20 disabled, the normal Gate A20 can be implemented by firmware controlling PD3 output.
					0: Fast Gate A20 function disabled General I/O function of pin PD3 is enabled The internal state of GA20 output is initialized to 1
					1: Fast Gate A20 function enabled GA20 pin output is open-drain (external pull-up resistor (Vcc) required)
3	SDWNE	0	R/W	—	LPC Software Shutdown Enable
					Controls LPC interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 18.4.6, LPC Interface Shutdown Function (LPCPD).
					0: Normal state, LPC software shutdown setting enabled
					[Clearing conditions]
					• Writing 0
					• LPC hardware reset or LPC software reset
					• LPC hardware shutdown release (rising edge of $\overline{\text{LPCPD}}$ signal)
					1: LPC hardware shutdown state setting enabled Hardware shutdown state when $\overline{\text{LPCPD}}$ signal is low level
					[Setting condition]
					Writing 1 after reading SDWNE = 0

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
2	PMEE	0	R/W	—	PME Output Enable

Controls PME output in combination with the PMEB bit in HICR1. $\overline{\text{PME}}$ pin output is open-drain, and an external pull-up resistor (Vcc) is needed. The PD2DDR bit should be cleared to 0 when the LPC is used.

PMEE	PMEB		
0	X	:	PME output disabled; general I/O function of pin PD2 is enabled
1	0	:	PME output enabled, $\overline{\text{PME}}$ pin output goes to 0 level
1	1	:	PME output enabled, $\overline{\text{PME}}$ pin output is high-impedance

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
1	LSMIE	0	R/W	—	LSMI output Enable

Controls LSMI output in combination with the LSMIB bit in HICR1. $\overline{\text{LSMI}}$ pin output is open-drain, and an external pull-up resistor (Vcc) is needed. The PD1DDR bit should be cleared to 0 when the LPC is used.

LSMIE	LSMIB		
0	X	:	LSMI output disabled; general I/O function of pin PD1 is enabled
1	0	:	LSMI output enabled, LSMI pin output goes to 0 level
1	1	:	LSMI output enabled, LSMI pin output is Hi-Z

RENESAS

Bit	Bit Name	Initial Value	R/W		Description
			Slave	Host	
0	LSCIE	0	R/W	—	LSCI output Enable
					Controls LSCI output in combination with the LSCIB bit in HICR1. LSCI pin output is open-drain, and an external pull-up resistor (Vcc) is needed. The PD0DDR bit should be cleared to 0 when the LPC is used.
					LSCIE LSCIB
					0 X : LSCI output disabled; general I/O function of pin PD0 is enabled
					1 0 : LSCI output enabled, LSCI pin output goes to 0 level
					1 1 : LSCI output enabled, LSCI pin output is high-impedance

[Legend]

X: Don't care

RENESAS

• HICR1

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	LPCBSY	0	R	—	LPC Busy
					Indicates that the LPC interface is processing a transfer cycle.
					0: LPC interface is in transfer cycle wait state
					• Bus idle, or transfer cycle not subject to processing is in progress
					• Cycle type or address indeterminate during transfer cycle
					[Clearing conditions]
					• LPC hardware reset or LPC software reset
					• LPC hardware shutdown or LPC software shutdown
					• Forced termination (abort) of transfer cycle subject to processing
					• Normal termination of transfer cycle subject to processing
					1: LPC interface is performing transfer cycle processing
					[Setting condition]
					Match of cycle type and address

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
6	CLKREQ	0	R	—	LCLK Request
					Indicates that the LPC interface's SERIRQ output is requesting a restart of LCLK.
					0: No LCLK restart request
					[Clearing conditions]
					• LPC hardware reset or LPC software reset
					• LPC hardware shutdown or LPC software shutdown
					• SERIRQ is set to continuous mode
					• There are no further interrupts for transfer to the host in quiet mode
					1: LCLK restart request issued
					[Setting condition]
					In quiet mode, SERIRQ interrupt output becomes necessary while LCLK is stopped
5	IRQBSY	0	R	—	SERIRQ Busy
					Indicates that the LPC interface's SERIRQ is engaged in transfer processing.
					0: SERIRQ transfer frame wait state
					[Clearing conditions]
					• LPC hardware reset or LPC software reset
					• LPC hardware shutdown or LPC software shutdown
					• End of SERIRQ transfer frame
					1: SERIRQ transfer processing in progress
					[Setting condition]
					Start of SERIRQ transfer frame

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
4	LRSTB	0	R/W	—	LPC Software Reset Bit
					Resets the LPC interface. For the scope of initialization by an LPC reset, see section 18.4.6, LPC Interface Shutdown Function (LPCPD).
					0: Normal state
					[Clearing conditions]
					• Writing 0
					• LPC hardware reset
					1: LPC software reset state
					[Setting condition]
					Writing 1 after reading LRSTB = 0
3	SDWNB	0	R/W	—	LPC Software Shutdown Bit
					Controls LPC interface shutdown. For details of the LPC shutdown function, and the scope of initialization by an LPC reset and an LPC shutdown, see section 18.4.6, LPC Interface Shutdown Function (LPCPD).
					0: Normal state
					[Clearing conditions]
					• Writing 0
					• LPC hardware reset or LPC software reset
					• LPC hardware shutdown
					(falling edge of $\overline{\text{LPCPD}}$ signal when SDWNE = 1)
					• LPC hardware shutdown release
					(rising edge of $\overline{\text{LPCPD}}$ signal when SDWNE = 0)
					1: LPC software shutdown state
					[Setting condition]
					Writing 1 after reading SDWNB = 0
2	PMEB	0	R/W	—	PME Output Bit
					Controls PME output in combination with the PMEE bit. For details, refer to description on the PMEE bit in HICR0.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
1	LSMIB	0	R/W	—	LSMI Output Bit
					Controls LSMI output in combination with the LSMIE bit. For details, refer to description on the LSMIE bit in HICR0.
0	LSCIB	0	R/W	—	LSCI output Bit
					Controls LSCI output in combination with the LSCIE bit. For details, refer to description on the LSCIE bit in HICR0.

RENESAS

18.3.2   Host Interface Control Registers 2 and 3 (HICR2 and HICR3)

HICR2 controls interrupts to an LPC interface slave (this LSI). HICR3 monitors the states of the LPC interface pins. Bits 6 to 0 in HICR2 are initialized to H'00 by a reset. The states of other bits are decided by the pin states. The pin states can be monitored by the pin monitoring bits regardless of the LPC interface operating state or the operating state of the functions that use pin multiplexing.

- HICR2

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	GA20	Undefined	R	—	GA20 Pin Monitor
6	LRST	0	R/(W)*	—	LPC Reset Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware reset occurs.
					0: [Clearing condition]
					Writing 0 after reading LRST = 1
					1: [Setting condition]
					$\overline{\text{LRESET}}$ pin falling edge detection
5	SDWN	0	R/(W)*	—	LPC Shutdown Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when an LPC hardware shutdown request is generated.
					0: [Clearing conditions]
					• Writing 0 after reading SDWN = 1
					• LPC hardware reset ($\overline{\text{LRESET}}$ pin falling edge detection)
					• LPC software reset (LRSTB = 1)
					1: [Setting condition]
					$\overline{\text{LPCPD}}$ pin falling edge detection

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
4	ABRT	0	R/(W)*	—	LPC Abort Interrupt Flag
					This bit is a flag that generates an ERRI interrupt when a forced termination (abort) of an LPC transfer cycle occurs.
					0: [Clearing conditions]
					• Writing 0 after reading ABRT = 1
					• LPC hardware reset ($\overline{\text{LRESET}}$ pin falling edge detection)
					• LPC software reset (LRSTB = 1)
					• LPC hardware shutdown (SDWNE = 1 and $\overline{\text{LPCPD}}$ pin falling edge detection)
					• LPC software shutdown (SDWNB = 1)
					1: [Setting condition]
					$\overline{\text{LFRAME}}$ pin falling edge detection during LPC transfer cycle
3	IBFIE3	0	R/W	—	IDR3 and TWR Receive Complete interrupt Enable
					Enables or disables IBFI3 interrupt to the slave (this LSI).
					0: Input data register (IDR3) and TWR receive complete interrupt requests and SMIC/BT mode interrupt requests disabled
					1: [When TWRIE = 0 in LADR3]
					Input data register (IDR3) receive complete interrupt requests and SMIC/BT mode interrupt requests enabled
					[When TWRIE = 1 in LADR3]
					Input data register (IDR3) and TWR receive complete interrupt requests and SMIC/BT mode interrupt requests enabled

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
2	IBFIE2	0	R/W	—	IDR2 Receive Complete interrupt Enable
					Enables or disables IBFI2 interrupt to the slave (this LSI).
					0: Input data register (IDR2) receive complete interrupt requests disabled
					1: Input data register (IDR2) receive complete interrupt requests enabled
1	IBFIE1	0	R/W	—	IDR1 Receive Complete interrupt Enable
					Enables or disables IBFI1 interrupt to the slave (this LSI).
					0: Input data register (IDR1) receive complete interrupt requests disabled
					1: Input data register (IDR1) receive complete interrupt requests enabled
0	ERRIE	0	R/W	—	Error Interrupt Enable
					Enables or disables ERRI interrupt to the slave (this LSI).
					0: Error interrupt requests disabled
					1: Error interrupt requests enabled

Note: *   Only 0 can be written to bits 6 to 4, to clear the flag.

- HICR3

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	LFRAME	Undefined	R	—	$\overline{\text{LFRAME}}$ Pin Monitor
6	CLKRUN	Undefined	R	—	$\overline{\text{CLKRUN}}$ Pin Monitor
5	SERIRQ	Undefined	R	—	SERIRQ Pin Monitor
4	LRESET	Undefined	R	—	$\overline{\text{LRESET}}$ Pin Monitor
3	LPCPD	Undefined	R	—	$\overline{\text{LPCPD}}$ Pin Monitor
2	PME	Undefined	R	—	$\overline{\text{PME}}$ Pin Monitor
1	LSMI	Undefined	R	—	$\overline{\text{LSMI}}$ Pin Monitor
0	LSCI	Undefined	R	—	LSCI Pin Monitor

RENESAS

18.3.3   Host Interface Control Register 4 (HICR4)

HICR4 controls the operation of the KCS, SMIC, and BT interface functions on channel 3.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	LADR12SEL	0	R/W	—	Switches the channel accessed via LADR12H and LADR12L.
					0: LADR1 is selected
					1: LADR2 is selected
6 to 4	—	All 0	R/W	—	Reserved
					The initial value should not be changed.
3	SWENBL	0	R/W	—	In BT mode, H'5 (short wait) or H'6 (long wait) is returned to the host in the synchronized return cycle from slave, thus can make the host wait.
					0: Short wait is issued
					1: Long wait is issued
2	KCSENBL	0	R/W	—	Enables or disables the use of the KCS interface included in channel 3. When the LPC3E bit in HICR0 is 0, this bit is valid.
					0: KCS interface operation is disabled
					No address (LADR3) matches for IDR3, ODR3, or STR3 in KCS mode
					1: KCS interface operation is enabled
1	SMICENBL	0	R/W	—	Enables or disables the use of the SMIC interface included in channel 3. When the LPC3E bit in HICR0 is 0, this bit is valid.
					0: SMIC interface operation is disabled
					No address (LADR3) matches for SMICFLG, SSMICCSR, or SMICDTR
					1: SMIC interface operation is enabled

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
0	BTENBL	0	R/W	—	Enables or disables the use of the BT interface included in channel 3. When the LPC3E bit in HICR0 is 0, this bit is valid.
					0: BT interface operation is disabled
					No address (LADR3) matches for BTIMSR, BTCR, or BTDTR
					1: BT interface operation is enabled

18.3.4   Host Interface Control Register 5 (HICR5)

HICR5 enables or disables the operation of the SCIF interface, and controls OBEI interrupts.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7 to 2	—	All 0	R/W	—	Reserved
					The initial value bit should not be changed.
1	SCIFE	0	R/W	—	SCIF Enable
					Enables or disables access from the LPC host of the SCIF.
					0: Disables access to the SCIF from the LPC host
					1: Enables access to the SCIF from the LPC host
0	—	0	R/W	—	Reserved
					The initial value should not be changed.

18.3.5   Pin Function Control Register (PINFNCR)

PINFNCR selects whether the pins of the associated port are used for the LPC function or general I/O.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7 to 3	—	All 0	R/W	—	Reserved
					The initial value bit should not be changed.
2	SERIRQOFF	0	R/W	—	0: SERIRQ pin
					1: General I/O port
1	LPCPDOFF	0	R/W	—	0: LPCPD pin
					1: General I/O port
0	CLKRUNOFF	0	R/W	—	0: CLKRUN pin
					1: General I/O port

18.3.6   LPC Channel 1, 2 Address Register H, L (LADR12H, LADR12L)

LADR12H and LADR12L are temporary registers for accessing internal registers LADR1H, LADR1L, LADR2H, and LADR2L.

When the LADR12SEL bit in HICR4 is 0, LPC channel 1 host addresses (LADR1H, LADR1L) are set through LADR12. The contents of the address field in LADR1 must not be changed while channel 1 is operating (while LPC1E is set to 1).

When the LADR12SEL bit is 1, LPC channel 2 host addresses (LADR2H, LADR2L) are set through LADR12. The contents of the address field in LADR2 must not be changed while channel 2 is operating (while LPC2E is set to 1).

Table 18.2 shows the initial value of each register. Table 18.3 shows the host register selection in address match determination. Table 18.4 shows the slave selection internal registers in slave (this LSI) access.

Table 18.2   LADR1, LADR2 Initial Values

Register Name	Initial Value	Description
LADR1	H'0060	I/O address of channel 1
LADR2	H'0062	I/O address of channel 2

RENESAS

Table 18.3   Host Register Selection

	I/O Address			Transfer	
Bits 15 to 3	Bit 2	Bit 1	Bit 0	Cycle	Host Register Selection
LADR1 (bits 15 to 3)	0	LADR1 (bit 1)	LADR1 (bit 0)	I/O write	IDR1 write (data), C/$\overline{D}$1 ← 0
LADR1 (bits 15 to 3)	1	LADR1 (bit 1)	LADR1 (bit 0)	I/O write	IDR1 write (command), C/$\overline{D}$1 ← 1
LADR1 (bits 15 to 3)	0	LADR1 (bit 1)	LADR1 (bit 0)	I/O read	ORD1 read
LADR1 (bits 15 to 3)	1	LADR1 (bit 1)	LADR1 (bit 0)	I/O read	STR1 read
LADR2 (bits 15 to 3)	0	LADR2 (bit 1)	LADR2 (bit 0)	I/O write	IDR2 write (data), C/$\overline{D}$2 ← 0
LADR2 (bits 15 to 3)	1	LADR2 (bit 1)	LADR2 (bit 0)	I/O write	IDR2 write (command), C/$\overline{D}$2 ← 1
LADR2 (bits 15 to 3)	0	LADR2 (bit 1)	LADR2 (bit 0)	I/O read	ODR2 read
LADR2 (bits 15 to 3)	1	LADR2 (bit 1)	LADR2 (bit 0)	I/O read	STR2 read

Table 18.4   Slave Selection Internal Registers

Slave (R/W)	Bus Width (B/W)	LADR12SEL	LADR12		Internal Register	
R/W	B	0	LADR12H		LADR1H	
R/W	B	1	LADR12H		LADR2H	
R/W	B	0		LADR12L		LADR1L
R/W	B	1		LADR12L		LADR2L
R/W	W	0	LADR12H	LADR12L	LADR1H	LADR1L
R/W	W	1	LADR12H	LADR12L	LADR2H	LADR2L

18.3.7 LPC Channel 3 Address Register H, L (LADR3H, LADR3L)

LADR3 comprises two 8-bit readable/writable registers that perform LPC channel 3 host address setting and control the operation of the bidirectional data registers. The contents of the address field in LADR3 must not be changed while channel 3 is operating (while LPC3E is set to 1).

- LADR3H

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	Bit 15	All 0	R/W	—	Channel 3 Address Bits 15 to 8
6	Bit 14				The host address of LPC channel 3 is set.
5	Bit 13				
4	Bit 12				
3	Bit 11				
2	Bit 10				
1	Bit 9				
0	Bit 8				

- LADR3L

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	Bit 7	All 0	R/W	—	Channel 3 Address Bits 7 to 3
6	Bit 6				The host address of LPC channel 3 is set.
5	Bit 5				
4	Bit 4				
3	Bit 3				
2	—	0	R/W	—	Reserved
					The initial value should not be changed.
1	Bit 1	0	R/W	—	Channel 3 Address Bit 1
					The host address of LPC channel 3 is set.
0	TWRE	0	R/W	—	Bidirectional data Register Enable
					Enables or disables bidirectional data register operation.
					Clear this bit to 0 in KCS mode.
					0: TWR operation is disabled
					TWR-related address (LADR3) match does not occur.
					1: TWR operation is enabled

RENESAS

When LPC3E = 1, an I/O address received in an LPC I/O cycle is compared with the contents of LADR3. When determining an IDR3, ODR3, or STR3 address match, bit 0 in LADR3 is regarded as 0, and the value of bit 2 is ignored. When determining a TWR0 to TWR15 address match, bit 4 of LADR3 is inverted, and the values of bits 3 to 0 are ignored. When determining an IDR3, ODR3, or STR3 address match in KCS mode, an SMICFLG, SMICCSR, SMICDTR address match in SMIC mode, and a BTDTR, BTCR, BTIMSR address match in BT mode, the values of bits 3 to 0 are ignored.

Register selection according to the bits ignored in address match determination is as shown in the following table.

| I/O Address | | | | | | Transfer | Host Register |
Bits 15 to5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Cycle	Selection
Bits 15 to5	Bit 4	Bit 3	0	Bit 1	0	I/O write	IDR3 write, C/$\overline{\text{D}}$3 ← 0
Bits 15 to5	Bit 4	Bit 3	1	Bit 1	0	I/O write	IDR3 write, C/$\overline{\text{D}}$3 ← 1
Bits 15 to5	Bit 4	Bit 3	0	Bit 1	0	I/O read	ODR3 read
Bits 15 to5	Bit 4	Bit 3	1	Bit 1	0	I/O read	STR3 read
Bits 15 to5	$\overline{\text{Bit 4}}$	0	0	0	0	I/O write	TWR0MW write
Bits 15 to5	$\overline{\text{Bit 4}}$	0	0	0	1	I/O write	TWR1 to TWR15 write
		•	•	•	•		
		•	•	•	•		
		•	•	•	•		
		1	1	1	1		
Bits 15 to5	$\overline{\text{Bit 4}}$	0	0	0	0	I/O read	TWR0SW read
Bits 15 to5	$\overline{\text{Bit 4}}$	0	0	0	1	I/O read	TWR1 to TWR15 read
		•	•	•	•		
		•	•	•	•		
		•	•	•	•		
		1	1	1	1		

RENESAS

- KCS mode

	I/O Address					Transfer	
Bits 15 to5	**Bit 4**	**Bit 3**	**Bit 2**	**Bit 1**	**Bit 0**	**Cycle**	**Host Register Selection**
Bits 15 to5	Bit 4	0	0	1	0	I/O write	IDR3 write, C/$\overline{\text{D}}$3 ← 0
Bits 15 to5	Bit 4	0	0	1	1	I/O write	IDR3 write, C/$\overline{\text{D}}$3 ← 1
Bits 15 to5	Bit 4	0	0	1	0	I/O read	ODR3 read
Bits 15 to5	Bit 4	0	0	1	1	I/O read	STR3 read

- BT mode

	I/O Address					Transfer	
Bits 15 to5	**Bit 4**	**Bit 3**	**Bit 2**	**Bit 1**	**Bit 0**	**Cycle**	**Host Register Selection**
Bits 15 to5	Bit 4	0	1	0	0	I/O write	BTCR write
Bits 15 to5	Bit 4	0	1	0	1	I/O write	BTDTR write
Bits 15 to5	Bit 4	0	1	1	0	I/O write	BTIMSR write
Bits 15 to5	Bit 4	0	1	0	0	I/O read	BTCR read
Bits 15 to5	Bit 4	0	1	0	1	I/O read	BTDTR read
Bits 15 to5	Bit 4	0	1	1	0	I/O read	BTIMSR read

- SMIC mode

	I/O Address					Transfer	
Bits 15 to5	**Bit 4**	**Bit 3**	**Bit 2**	**Bit 1**	**Bit 0**	**Cycle**	**Host Register Selection**
Bits 15 to5	Bit 4	1	0	0	1	I/O write	SMICDTR write
Bits 15 to5	Bit 4	1	0	1	0	I/O write	SMICCSR write
Bits 15 to5	Bit 4	1	0	1	1	I/O write	SMICFLG write
Bits 15 to5	Bit 4	1	0	0	1	I/O read	SMICDTR read
Bits 15 to5	Bit 4	1	0	1	0	I/O read	SMICCSR read
Bits 15 to5	Bit 4	1	0	1	1	I/O read	SMICFLG read

RENESAS

18.3.8   Input Data Registers 1 to 3 (IDR1 to IDR3)

The IDR registers are 8-bit read-only registers to the slave processor (this LSI), and 8-bit write-only registers to the host processor. The registers selected from the host according to the I/O address are described in the following sections: for information on IDR1 and IDR2 selection, see section 18.3.6, LPC Channel 1, 2 Address Register H, L (LADR12H, LADR12L), and for information on IDR3 selection, see section 18.3.7, LPC Channel 3 Address Register H, L (LADR3H, LADR3L). Data transferred in an LPC I/O write cycle is written to the selected register. The state of bit 2 of the I/O address is latched into the C/$\overline{\text{D}}$ bit in STR, to indicate whether the written information is a command or data.

The initial values of the IDR registers are undefined.

18.3.9   Output Data Registers 0 to 3 (ODR1 to ODR3)

The ODR registers are 8-bit readable/writable registers to the slave processor (this LSI), and 8-bit read-only registers to the host processor. The registers selected from the host according to the I/O address are described in the following sections: for information on ODR1 and ODR2 selection, see section 18.3.6, LPC Channel 1, 2 Address Register H, L (LADR12H, LADR12L), and for information on ODR3 selection, see section 18.3.7, LPC Channel 3 Address Register H, L (LADR3H, LADR3L). In an LPC I/O read cycle, the data in the selected register is transferred to the host.

The initial values of the ODR registers are undefined.

18.3.10   Bidirectional Data Registers 0 to 15 (TWR0 to TWR15)

TWR0 to TWR15 are sixteen 8-bit readable/writable registers to both the slave processor (this LSI) and the host processor. In TWR0, however, two registers (TWR0MW and TWR0SW) are allocated to the same address for both the host address and the slave address. TWR0MW is a write-only register to the host processor, and a read-only register to the slave processor, while TWR0SW is a write-only register to the slave processor and a read-only register to the host processor. When the host and slave processors begin a write, after the respective TWR0 registers have been written to, access right arbitration for simultaneous access is performed by checking the status flags to see if those writes were valid. For the registers selected from the host according to the I/O address, see section 18.3.7, LPC Channel 3 Address Register H, L (LADR3H, LADR3L).

Data transferred in an LPC I/O write cycle is written to the selected register; in an LPC I/O read cycle, the data in the selected register is transferred to the host.

The initial values of TWR0 to TWR15 are undefined.

18.3.11   Status Registers 1 to 3 (STR1 to STR3)

The STR registers are 8-bit registers that indicate status information during LPC interface processing. Bits 3, 1, and 0 in STR1 to STR3 are read-only bits to both the host processor and the slave processor (this LSI). However, 0 only can be written from the slave processor (this LSI) to bit 0 in STR1 to STR3, and bits 6 and 4 in STR3, in order to clear the flags to 0. The functions for bits 7 to 4 in STR3 differ according to the settings of bit SELSTR3 in HISEL and the TWRE bit in LADR3L. For details, see section 18.3.18, Host Interface Select Register (HISEL). The registers selected from the host processor according to the I/O address are described in the following sections. For information on STR1 and STR2 selection, see section 18.3.6, LPC Channel 1,2 Address Register H, L (LADR12H, LADR12L), and information on STR3 selection, see section 18.3.7, LPC Channel 3 Address Register H, L (LADR3H, LADR3L). In an LPC I/O read cycle, the data in the selected register is transferred to the host processor.

The STR registers are initialized to H'00 by a reset or in hardware standby mode.

- STR1

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
7 6 5 4	DBU17 DBU16 DBU15 DBU14	All 0	R/W	R	Defined by User The user can use these bits as necessary.
3	C/$\overline{\text{D}}$1	0	R	R	Command/Data When the host processor writes to an IDR1 register, bit 2 of the I/O address (when CH1OFFSEL1 = 0) or bit 0 of the I/O address (when CH1OFFSEL1 = 1) is written to this bit to indicate whether IDR1 contains data or a command. 0: Content of input data register (IDR1) is data 1: Content of input data register (IDR1) is a command
2	DBU12	0	R/W	R	Defined by User The user can use this bit as necessary.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
1	IBF1	0	R	R	Input Data Register Full
					Indicates whether or not there is receive data in IDR1. This bit is an internal interrupt source to the slave processor (this LSI). The IBF1 flag setting and clearing conditions are different when the fast A20 gate is used. For details see table 16.7.
					0: There is not receive data in IDR1
					[Clearing condition]
					When the slave processor reads IDR
					1: There is receive data in IDR1
					[Setting condition]
					When the host processor writes to IDR using I/O write cycle
0	OBF1	0	R/(W)∗	R	Output Data Register Full
					Indicates whether or not there is transmit data in ODR1.
					0: There is not transmit data in ODR1
					[Clearing condition]
					When the host processor reads ODR1 using I/O read cycle, or the slave processor writes 0 to the OBF1 bit
					1: There is transmit data in ODR1
					[Setting condition]
					When the slave processor writes to ODR1

Note: ∗   Only 0 can be written to clear the flag.

RENESAS

- STR2

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	DBU27	0	R/W	R	Defined by User
6	DBU26	0	R/W	R	The user can use these bits as necessary.
5	DBU25	0	R/W	R	
4	DBU24	0	R/W	R	
3	C/$\overline{\text{D}}$2	0	R	R	Command/Data
					When the host writes to IDR2, bit 2 of the I/O address (when CH2OFFSEL1 = 0) or bit 0 of the I/O address (when CH2OFFSEL1 = 1) is written to this bit to indicate whether IDR2 contains data or a command.
					0: Content of input data register (IDR2) is a data
					1: Content of input data register (IDR2) is a command
2	DBU22	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF2	0	R	R	Input Data Register Full
					Indicates whether or not there is receive data in IDR2.This bit is an internal interrupt source to the slave (this LSI).
					0: There is not receive data in IDR2
					[Clearing condition]
					When the slave reads IDR2
					1: There is receive data in IDR2
					[Setting condition]
					When the host writes to IDR2 in an I/O write cycle

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
0	OBF2	0	R/(W)∗	R	Output Data Register Full
					Indicates whether or not there is transmit data in ODR2.
					0: There is not transmit data in ODR2
					[Clearing conditions]
					• When the host reads ODR2 in an I/O read cycle
					• When the slave writes 0 to bit OBF2
					1: There is transmit data in ODR2
					[Setting condition]
					• When the slave writes to ODR2

Note: ∗   Only 0 can be written to clear the flag.

RENESAS

- STR3 (TWRE = 1 or SELSTR3 = 0)

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	IBF3B	0	R	R	Bidirectional Data Register Input Buffer Full Flag
					This is an internal interrupt source to the slave (this LSI).
					0: [Clearing condition]
					When the slave reads TWR15
					1: [Setting condition]
					When the host writes to TWR15 in I/O write cycle
6	OBF3B	0	R/(W)*	R	Bidirectional Data Register Output Buffer Full Flag
					0: [Clearing conditions]
					• When the host reads TWR15 in I/O read cycle
					• When the slave writes 0 to the OBF3B bit
					1: [Setting condition]
					When the slave writes to TWR15
5	MWMF	0	R	R	Master Write Mode Flag
					0: [Clearing condition]
					When the slave reads TWR15
					1: [Setting condition]
					When the host writes to TWR0 in I/O write cycle while SWMF = 0
4	SWMF	0	R/(W)*	R	Slave Write Mode Flag
					In the event of simultaneous writes by the master and the slave, the master write has priority.
					0: [Clearing conditions]
					• When the host reads TWR15 in I/O read cycle
					• When the slave writes 0 to the SWMF bit
					1: [Setting condition]
					When the slave writes to TWR0 while MWMF = 0

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
3	C/$\overline{\text{D}}$3	0	R	R	Command/Data Flag
					When the host writes to IDR3, bit 2 of the I/O address is written into this bit to indicate whether IDR3 contains data or a command.
					0: Content of input data register (IDR3) is a data
					1: Content of input data register (IDR3) is a command
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3A	0	R	R	Input Data Register Full
					Indicates whether or not there is receive data in IDR3. This is an internal interrupt source to the slave (this LSI).
					0: There is not receive data in IDR3
					[Clearing condition]
					When the slave reads IDR3
					1: There is receive data in IDR3
					[Setting condition]
					When the host writes to IDR3 in an I/O write cycle
0	OBF3A	0	R/(W)$*$	R	Output Data Register Full
					Indicates whether or not there is transmit data in ODR3.
					0: There is not transmit data in ODR3
					[Clearing conditions]
					• When the host reads ODR3 in an I/O read cycle
					• When the slave writes 0 to bit OBF3A
					1: There is transmit data in ODR3
					[Setting condition]
					• When the slave writes to ODR3

Note: $*$ Only 0 can be written to clear the flag.

RENESAS

- STR3 (TWRE = 0 and SELSTR3 = 1)

| | | | R/W | | |
Bit	Bit Name	Initial Value	Slave	Host	Description
7	DBU37	0	R/W	R	Defined by User
6	DBU36	0	R/W	R	The user can use these bits as necessary.
5	DBU35	0	R/W	R	
4	DBU34	0	R/W	R	
3	C/$\overline{\text{D}}$3	0	R	R	Command/Data Flag
					When the host writes to IDR3, bit 2 of the I/O address is written into this bit to indicate whether IDR3 contains data or a command.
					0: Content of input data register (IDR3) is a data
					1: Content of input data register (IDR3) is a command
2	DBU32	0	R/W	R	Defined by User
					The user can use this bit as necessary.
1	IBF3A	0	R	R	Input Data Register Full
					Indicates whether or not there is receive data in IDR3. This bit is an internal interrupt source to the slave (this LSI).
					0: There is not receive data in IDR3
					[Clearing condition]
					When the slave reads IDR3
					1: There is receive data in IDR3
					[Setting condition]
					When the host writes to IDR3 in an I/O write cycle

			R/W		
Bit	**Bit Name**	**Initial Value**	**Slave**	**Host**	**Description**
0	OBF3A	0	R/(W)*	R	Output Data Register Full
					Indicates whether or not there is transmit data in ODR3.
					0: There is not receive data in ODR3
					[Clearing conditions]
					• When the host reads ODR3 in an I/O read cycle
					• When the slave writes 0 to bit OBF3A
					1: There is receive data in ODR3
					[Setting condition]
					• When the slave writes to ODR3

Note: *   Only 0 can be written to clear the flag.

18.3.12 SERIRQ Control Register 0 (SIRQCR0)

SIRQCR0 contains status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	Q/$\overline{C}$	0	R	—	Quiet/Continuous Mode Flag
					Indicates the mode specified by the host at the end of an SERIRQ transfer cycle (stop frame).
					0: Continuous mode
					[Clearing conditions]
					• LPC hardware reset, LPC software reset
					• Specification by SERIRQ transfer cycle stop frame
					1: Quiet mode
					[Setting condition]
					Specification by SERIRQ transfer cycle stop frame.
6	SELREQ	0	R/W	—	Start Frame Initiation Request Select
					Selects the condition of a start frame initiation request when a host interrupt request is cleared in quiet mode.
					0: Start frame initiation is requested when all interrupt requests are cleared
					1: Start frame initiation is requested when one or more interrupt requests are cleared
5	IEDIR2	0	R/W	—	Interrupt Enable Direct Mode
					Specifies whether LPC channel 2 and channel 3 SERIRQ interrupt source (SMI, IRQ6, IRQ9 to IRQ11) generation is conditional upon OBF, or is controlled only by the host interrupt enable bit.
					0: Host interrupt is requested when host interrupt enable and corresponding OBF bits are both set to 1
					1: Host interrupt is requested when host interrupt enable bit is set to 1

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
4	SMIE3B	0	R/W	—	Host SMI Interrupt Enable 3B
					Enables or disables an SMI interrupt request when OBF3B is set by a TWR15 write.
					0: Host SMI interrupt request by OBF3B and SMIE3B is disabled
					[Clearing conditions]
					• Writing 0 to SMIE3B
					• LPC hardware reset, LPC software reset
					• Clearing OBF3B to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					Host SMI interrupt request by setting OBF3B to 1 is enabled
					[When IEDIR3 = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE3B = 0
3	SMIE3A	0	R/W	—	Host SMI Interrupt Enable 3A
					Enables or disables an SMI interrupt request when OBF3A is set by an ODR3 write.
					0: Host SMI interrupt request by OBF3A and SMIE3A is disabled
					[Clearing conditions]
					• Writing 0 to SMIE3A
					• LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					Host SMI interrupt request by setting is enabled
					[When IEDIR3 = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE3A = 0

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
2	SMIE2	0	R/W	—	Host SMI Interrupt Enable 2
					Enables or disables an SMI interrupt request when OBF2 is set by an ODR2 write.
					0: Host SMI interrupt request by OBF2 and SMIE2 is disabled
					[Clearing conditions]
					• Writing 0 to SMIE2
					• LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					Host SMI interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR2 = 1]
					Host SMI interrupt is requested
					[Setting condition]
					Writing 1 after reading SMIE2 = 0
1	IRQ12E1	0	R/W	—	Host IRQ12 Interrupt Enable 1
					Enables or disables an HIRQ12 interrupt request when OBF1 is set by an ODR1 write.
					0: HIRQ12 interrupt request by OBF1 and IRQ12E1 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ12E1
					• LPC hardware reset, LPC software reset
					• Clearing OBF1 to 0
					1: HIRQ12 interrupt request by setting OBF1 to 1 is enabled
					[Setting condition]
					Writing 1 after reading IRQ12E1 = 0

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
0	IRQ1E1	0	R/W	—	Host IRQ1 Interrupt Enable 1
					Enables or disables a host HIRQ1 interrupt request when OBF1 is set by an ODR1 write.
					0: HIRQ1 interrupt request by OBF1 and IRQ1E1 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ1E1
					• LPC hardware reset, LPC software reset
					• Clearing OBF1 to 0
					1: HIRQ1 interrupt request by setting OBF1 to 1 is enabled
					[Setting condition]
					Writing 1 after reading IRQ1E1 = 0

RENESAS

18.3.13   SERIRQ Control Register 1 (SIRQCR1)

SIRQCR1 contains status bits that indicate the SERIRQ operating mode and bits that specify SERIRQ interrupt sources.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	IRQ11E3	0	R/W	—	Host IRQ11 Interrupt Enable 3
					Enables or disables an HIRQ11 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ11 interrupt request by OBF3A and IRQE11E3 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ11E3
					• LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ11 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR3 = 1]
					HIRQ11 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ11E3 = 0
6	IRQ10E3	0	R/W	—	Host IRQ10 Interrupt Enable 3
					Enables or disables an HIRQ10 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ10 interrupt request by OBF3A and IRQE10E3 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ10E3
					• LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ10 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR3 = 1]
					HIRQ10 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ10E3 = 0

RENESAS

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
5	IRQ9E3	0	R/W	—	Host IRQ9 Interrupt Enable 3
					Enables or disables an HIRQ9 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ9 interrupt request by OBF3A and IRQE9E3 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ9E3
					• LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ9 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR3 = 1]
					HIRQ9 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ9E3 = 0
4	IRQ6E3	0	R/W	—	Host IRQ6 Interrupt Enable 3
					Enables or disables an HIRQ6 interrupt request when OBF3A is set by an ODR3 write.
					0: HIRQ6 interrupt request by OBF3A and IRQE6E3 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ6E3
					• LPC hardware reset, LPC software reset
					• Clearing OBF3A to 0 (when IEDIR3 = 0)
					1: [When IEDIR3 = 0]
					HIRQ6 interrupt request by setting OBF3A to 1 is enabled
					[When IEDIR3 = 1]
					HIRQ6 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ6E3 = 0

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
3	IRQ11E2	0	R/W	—	Host IRQ11 Interrupt Enable 2
					Enables or disables an HIRQ11 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ11 interrupt request by OBF2 and IRQE11E2 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ11E2
					• LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ11 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR2 = 1]
					HIRQ11 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ11E2 = 0
2	IRQ10E2	0	R/W	—	Host IRQ10 Interrupt Enable 2
					Enables or disables an HIRQ10 interrupt request when OBF2 is set by an ODR2 write.
					0: HIRQ10 interrupt request by OBF2 and IRQE10E2 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ10E2
					• LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ10 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR2 = 1]
					HIRQ10 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ10E2 = 0

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
1	IRQ9E2	0	R/W	—	Host IRQ9 Interrupt Enable 2
					Enables or disables an HIRQ9 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ9 interrupt request by OBF2 and IRQE9E2 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ9E2
					• LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ9 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR2 = 1]
					HIRQ9 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ9E2 = 0
0	IRQ6E2	0	R/W	—	Host IRQ6 Interrupt Enable 2
					Enables or disables an HIRQ6 interrupt request when OBF2 is set by an oDR2 write.
					0: HIRQ6 interrupt request by OBF2 and IRQE6E2 is disabled
					[Clearing conditions]
					• Writing 0 to IRQ6E2
					• LPC hardware reset, LPC software reset
					• Clearing OBF2 to 0 (when IEDIR2 = 0)
					1: [When IEDIR2 = 0]
					HIRQ6 interrupt request by setting OBF2 to 1 is enabled
					[When IEDIR2 = 1]
					HIRQ6 interrupt is requested
					[Setting condition]
					Writing 1 after reading IRQ6E2 = 0

RENESAS

18.3.14   SERIRQ Control Register 2 (SIRQCR2)

SIRQCR2 contains bits that enable or disable SERIRQ interrupt requests and select the host interrupt request outputs.

| | | | R/W | | |
Bit	Bit Name	Initial Value	Slave	Host	Description
7	IEDIR3	0	R/W	—	Interrupt Enable Direct Mode 3
					Selects whether an SERIRQ interrupt generation of LPC channel 3 is affected only by a host interrupt enable bit or by an OBF flag in addition to the enable bit.
					0: A host interrupt is generated when both the enable bit and the corresponding OBF flag are set
					1: A host interrupt is generated when the enable bit is set
6 to 0	——	All 0	R/W	—	Reserved
					The initial value should not be changed.

RENESAS

18.3.15   SERIRQ Control Register 3 (SIRQCR3)

SIRQCR3 selects the SERIRQ interrupt requests of the SCIF.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7 to 4	—	All 0	R/W	—	Reserved
					The initial value should not be changed.
3	SCSIRQ3	0	R/W	—	SCIF SERIRQ Interrupt Select
2	SCSIRQ2	0	R/W	—	These bits select the SCIF interrupt request to the host.
1	SCSIRQ1	0	R/W	—	
0	SCSIRQ0	0	R/W	—	0000: No interrupt request to the host
					0001: HIRQ1
					0010: SMI
					0011: HIRQ3
					0100: HIRQ4
					0101: HIRQ5
					0110: HIRQ6
					0111: HIRQ7
					1000: HIRQ8
					1001: HIRQ9
					1010: HIRQ10
					1011: HIRQ11
					1100: HIRQ12
					1101: HIRQ13
					1110: HIRQ14
					1111: HIRQ15

RENESAS

18.3.16   SERIRQ Control Register 4 (SIRQCR4)

SIRQCR4 controls LPC interrupt requests to the host.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	IRQ15E	0	R/W	—	Host IRQ15 Interrupt Enable
					0: Disables HIRQ15 interrupt request by IRQ15E
					1: Enables HIRQ15 interrupt request
6	IRQ14E	0	R/W	—	Host IRQ14 Interrupt Enable
					0: Disables HIRQ14 interrupt request by IRQ14E
					1: Enables HIRQ14 interrupt request
5	IRQ13E	0	R/W	—	Host IRQ13 Interrupt Enable
					0: Disables HIRQ13 interrupt request by IRQ13E
					1: Enables HIRQ13 interrupt request
4	IRQ8	0	R/W	—	Host IRQ8 Interrupt Enable
					0: Disables HIRQ8 interrupt request by IRQ8E
					1: Enables HIRQ8 interrupt request
3	IRQ7	0	R/W	—	Host IRQ7 Interrupt Enable
					0: Disables HIRQ7 interrupt request by IRQ7E
					1: Enables HIRQ7 interrupt request
2	IRQ5	0	R/W	—	Host IRQ5 Interrupt Enable
					0: Disables HIRQ5 interrupt request by IRQ5E
					1: Enables HIRQ5 interrupt request
1	IRQ4	1	R/W	—	Host IRQ4 Interrupt Enable
					0: Disables HIRQ4 interrupt request by IRQ4E
					1: Enables HIRQ4 interrupt request
0	IRQ3	1	R/W	—	Host IRQ3 Interrupt Enable
					0: Disables HIRQ3 interrupt request by IRQ3E
					1: Enables HIRQ3 interrupt request

18.3.17   SERIRQ Control Register 5 (SIRQCR5)

SIRQCR5 selects the output of the host interrupt request signal of each frame.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	SELIRQ15	0	R/W	—	SERIRQ Output Select
6	SELIRQ14	0	R/W	—	These bits select the state of the output on the pin for
5	SELIRQ13	0	R/W	—	LPC host interrupt requests (HIRQ15, HIRQ14, HIRQ13, HIRQ8, HIRQ7, HIRQ5, HIRQ4, and
4	SELIRQ8	0	R/W	—	HIRQ3).
3	SELIRQ7	0	R/W	—	0: [When host interrupt request is cleared]
2	SELIRQ5	0	R/W	—	SERIRQ pin output is in the Hi-Z state
1	SELIRQ4	0	R/W	—	[When host interrupt request is set]
0	SELIRQ3	0	R/W	—	SERIRQ pin output is low
					1: [When host interrupt request is cleared]
					SERIRQ pin output is low
					[When host interrupt request is set]
					SERIRQ pin output is in the Hi-Z state.

18.3.18   Host Interface Select Register (HISEL)

HISEL selects the function of bits 7 to 4 in STR3 and selects the output of the host interrupt request signal of each frame.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	SELSTR3	0	R/W	—	Status Register 3 Selection
					Selects the function of bits 7 to 4 in STR3 in combination with the TWRE bit in LADR3L. For details of STR3, see section 18.3.11, Status Registers 1 to 3 (STR1 to STR3).
					0: Bits 7 to 4 in STR3 indicate processing status of the LPC interface.
					1: [When TWRE = 1]
					Bits 7 to 4 in STR3 indicate processing status of the LPC interface.
					[When TWRE = 0]
					Bits 7 to 4 in STR3 are readable/writable bits which user can use as necessary
6	SELIRQ11	0	R/W	—	Host IRQ Interrupt Select
5	SELIRQ10	0	R/W	—	These bits select the state of the output on the SERIRQ pin.
4	SELIRQ9	0	R/W	—	
3	SELIRQ6	0	R/W	—	0: [When host interrupt request is cleared]
2	SELSMI	0	R/W	—	SERIRQ pin output is in the Hi-Z state
1	SELIRQ12	1	R/W	—	[When host interrupt request is set]
0	SELIRQ1	1	R/W	—	SERIRQ pin output is low
					1: [When host interrupt request is cleared]
					SERIRQ pin output is low
					[When host interrupt request is set]
					SERIRQ pin output is in the Hi-Z state.

18.3.19   SCIF Address Register (SCIFADRH, SCIFADRL)

SCIFADR sets the host address for the SCIF. Do not change the contents of SCIFADR while the SCIF is operating (i.e. while SCIFE is set to 1).

- SCIFADRH

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	—	0	R/W	—	SCIF Address 15 to 8
6	—	0	R/W	—	These bits set the host address for the SCIF.
5	—	0	R/W	—	
4	—	0	R/W	—	
3	—	0	R/W	—	
2	—	0	R/W	—	
1	—	1	R/W	—	
0	—	1	R/W	—	

- SCIFADRL

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	—	1	R/W	—	SCIF Address 15 to 8
6	—	1	R/W	—	These bits set the host address for the SCIF.
5	—	1	R/W	—	
4	—	1	R/W	—	
3	—	1	R/W	—	
2	—	0	R/W	—	
1	—	0	R/W	—	
0	—	0	R/W	—	

Note: When the SCIF is in use, SCIFADR must be set to an address that is different from those for LPC channels 1, 2, and 3.

RENESAS

18.3.20   SMIC Flag Register (SMICFLG)

SMICFLG is one of the registers used to implement SMIC mode. This register includes bits that indicate whether or not the system is ready to data transfer and those that are used for handshake of the transfer cycles.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	RX_DATA_RDY	0	R/W	R	Read Transfer Ready
					Indicates whether or not the slave is ready for the host read transfer.
					0: Slave waits for ready status
					1: Slave is ready for the host read transfer
6	TX_DATA_RDY	0	R/W	R	Write Transfer Ready
					Indicates whether or not the slave is ready for the host next write transfer.
					0: The slave waits for ready status
					1: The slave is ready for the host write transfer.
5	—	0	R/W	R	Reserved
					The initial value should not be changed.
4	SMI	0	R/W	R	SMI Flag
					This bit indicates that the SMI is asserted.
					0: Indicates waiting for SMI assertion
					1: Indicates SMI assertion
3	SEVT_ATN	0	R/W	R	Event Flag
					When the slave detects an event for the host, this bit is set.
					0: Indicates waiting for event detection
					1: Indicates event detection
2	SMS_ATN	0	R/W	R	SMS Flag
					When there is a message to be transmitted from the slave to the host, this bit is set.
					0: There is not a message
					1: There is a message

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
1	—	0	R/W	R	Reserved
					The initial value should not be changed.
0	BUSY	0	R/(W)*	W	SMIC Busy
					This bit indicates that the slave is now transferring data. This bit can be cleared only by the slave and set only by the host.
					The rising edge of this bit is a source of internal interrupt to the slave.
					0: Transfer cycle wait state
					[Clearing conditions]
					After the slave reads BUSY = 1, writes 0 to this bit.
					1: Transfer cycle in progress
					[Setting condition]
					When the host writes 1 to this bit.

Note: Only 0 can be written to clear the flag.

18.3.21   SMIC Control Status Register (SMICCSR)

SMICCSR is one of the registers used to implement SMIC mode. This is an 8-bit readable/writable register that stores a control code issued from the host and a status code that is returned from the slave.

The control code is written to this register accompanied by the transfer between the host and slave. The status code is returned to this register to indicate that the slave has recognized the control code, and a specified transfer cycle has been completed.

18.3.22   SMIC Data Register (SMICDTR)

SMICDTR is one of the registers used to implement SMIC mode. This is an 8-bit register that is accessible (readable/writable) from both the slave processor (this LSI) and host processor. This is used for data transfer between the host and slave.

RENESAS

18.3.23   SMIC Interrupt Register 0 (SMICIR0)

SMICIR0 is one of the registers used to implement SMIC mode. This register includes the bits that indicate the source of interrupt to the slave.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7 to 5	—	All 0	R/W	—	Reserved
					The initial value should not be changed.
4	HDTWI	0	R/(W)*	—	Transfer Data Transmission End Interrupt
					This is a status flag that indicates that the host has finished transmitting the transfer data to SMICDTR. When the IBFIE3 bit and HDTWIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: Transfer data transmission wait state
					[Clearing condition]
					After the slave reads HDTWI = 1, writes 0 to this bit.
					1: Transfer data transmission end
					[Setting condition]
					The transfer cycle is write transfer and the host writes the transfer data to SMICDTR.
3	HDTRI	0	R/(W)*	—	Transfer Data Receive End Interrupt
					This is a status flag that indicates that the host has finished receiving the transfer data from SMICDTR. When the IBFIE3 bit and HDTRIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: Transfer data receive wait state
					[Clearing condition]
					After the slave reads HDTRI = 1, writes 0 to this bit.
					1: Transfer data receive end
					[Setting condition]
					The transfer cycle is read transfer and the host reads the transfer data from SMICDTR.

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
2	STARI	0	R/(W)*	—	Status Code Receive End Interrupt
					This is a status flag that indicates that the host has finished receiving the status code from SMICCSR. When the IBFIE3 bit and STARIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: Status code receive wait state
					[Clearing condition]
					After the slave reads STARI = 1, writes 0 to this bit.
					1: Status code receive end
					[Setting condition]
					When the host reads the status code of SMICCSR.
1	CTLWI	0	R/(W)*	—	Control Code Transmission End Interrupt
					This is a status flag that indicates that the host has finished transmitting the control code to SMICCSR. When the IBFIE3 bit and CTLWIE bit are set to1, the IBFI3 interrupt is requested to the slave.
					0: Control code transmission wait state
					[Clearing condition]
					After the slave reads CTLWI = 1, writes 0 to this bit.
					1: Control code transmission end
					[Setting condition]
					When the host writes the status code to SMICCSR.
0	BUSYI		R/(W)*	—	Transfer Start Interrupt
					This is a status flag that indicates that the host starts transferring. When the IBFIE3 bit and BUSYIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: Transfer start wait state
					[Clearing condition]
					After the slave reads BUSYI = 1, writes 0 to this bit.
					1: Transfer start
					[Setting condition]
					When the rising edge of the BUSY bit in SMICFLG is detected.

Note: *   Only 0 can be written to clear the flag.

RENESAS

18.3.24   SMIC Interrupt Register 1 (SMICIR1)

SMICIR1 is one of the registers used to implement SMIC mode. This register includes the bits that enables/disables an interrupt to the slave. The IBFI3 interrupt is enabled by setting the IBFIE3 bit in HICR2 to 1.

| | | | R/W | | |
Bit	Bit Name	Initial Value	Slave	Host	Description
7 to 5	—	All 0	R/W	—	Reserved
					The initial value should not be changed.
4	HDTWIE	0	R/W	—	Transfer Data Transmission End Interrupt Enable
					Enables or disables HDTWI interrupt that is IBFI3 interrupt source to the slave.
					0: Disables transfer data transmission end interrupt
					1: Enables transfer data transmission end interrupt
3	HDTRIE	0	R/W	—	Transfer Data Receive End Interrupt Enable
					Enables or disables HDTRI interrupt that is IBFI3 interrupt source to the slave.
					0: Disables transfer data receive end interrupt
					1: Enables transfer data receive end interrupt
2	STARIE	0	R/W	—	Status Code Receive End Interrupt Enable
					Enables or disables STARI interrupt that is IBFI3 interrupt source to the slave.
					0: Disables status code receive end interrupt
					1: Enables status code receive end interrupt
1	CTLWIE	0	R/W	—	Control Code Transmission End Interrupt Enable
					Enables or disables CTLWI interrupt that is IBFI3 interrupt source to the slave.
					0: Disables control code transmission end interrupt
					1: Enables control code transmission end interrupt
0	BUSYIE	0	R/W	—	Transfer Start Interrupt Enable
					Enables or disables BUSYI interrupt that is IBFI3 interrupt source to the slave.
					0: Disables transfer start interrupt
					1: Enables transfer start interrupt

18.3.25   BT Status Register 0 (BTSR0)

BTSR0 is one of the registers used to implement BT mode. This register includes flags that control interrupts to the slave (this LSI).

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7 to 5	—	All 0	R/W	—	Reserved
					The initial value should not be changed.
4	FRDI	0	R/(W)*	—	FIFO Read Request Interrupt
					This status flag indicates that host writes the data to BTDTR buffer with FIFO full state at the host write transfer. When the IBFIE3 bit and FRDIE bit are set to 1, IBFI3 interrupt is requested to the slave. The slave must clear the flag after creating an unused area by reading the data in FIFO.
					0: FIFO read is not requested
					[Clearing condition]
					After the slave reads FRDI = 1, writes 0 to this bit.
					1: FIFO read is requested
					[Setting condition]
					After the host processor transfers data, the host writes the data with FIFO Full state.
3	HRDI	0	R/(W)*	—	BT Host Read Interrupt
					This status flag indicates that the host reads 1 byte from BTDTR buffer. When the IBFIE3 bit and HRDIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: Host BTDTR read wait state
					[Clearing condition]
					After the slave reads HRDI = 1, writes 0 to this bit.
					1: The host reads from BTDTR
					[Setting condition]
					The host reads one byte from BTDTR.

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
2	HWRI	0	R/(W)*	—	BT Host Write Interrupt
					This status flag indicates that the host writes 1byte to BTDTR buffer. When the IBFIE3 bit and HWRIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: Host BTDTR write wait state
					[Clearing condition]
					After the slave reads HWRI = 1, writes 0 to this bit.
					1: The host writes to BTDTR
					[Setting condition]
					The host writes one byte to BTDTR.
1	HBTWI	0	R/(W)*	—	BTDTR Host Write Start Interrupt
					This status flag indicates that the host writes the first byte of valid data to BTDTR buffer. When the IBFIE3 bit and HBTWIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: BTDTR host write start wait state
					[Clearing condition]
					After the slave reads HBTWI = 1 and writes 0 to this bit.
					1: BTDTR host write start
					[Setting condition]
					The host starts writing valid data to BTDTR.

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
0	HBTRI	0	R/(W)*	—	BTDTR Host Read End Interrupt
					This status flag indicates that the host reads all valid data from BTDTR buffer. When the BFIE3 bit and HBTRIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: BTDTR host read end wait state
					[Clearing condition]
					After the slave reads HBTRI = 1 and writes 0 to this bit.
					1: BTDTR host read end
					[Setting condition]
					When the host finished reading the valid data from BTDTR.

Note: *   Only 0 can be written to clear the flag.

RENESAS

18.3.26   BT Status Register 1 (BTSR1)

BTSR1 is one of the registers used to implement the BT mode. This register includes a flag that controls an interrupt to the slave (this LSI).

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	—	0	R/W	—	Reserved
					The initial value should not be changed.
6	HRSTI	0	R/(W)*	—	BT Reset Interrupt
					This status flag indicates that the BMC_HWRST bit in BTIMSR is set to 1 by the host. When the IBFIE3 bit and HRSTIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					When the slave reads HRSTI = 1 and writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the rising edge of BMC_HWRST.
5	IRQCRI	0	R/(W)*	—	B2H_IRQ Clear Interrupt
					This status flag indicates that the B2H_IRQ bit in BTIMSR is cleared by the host. When the IBFIE3 bit and IRQCRIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					When the slave reads IRQCRI = 1 and writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the falling edge of B2H_IRQ.

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
4	BEVTI	0	R/(W)*	—	BEVT_ATN Clear Interrupt
					This status flag indicates that the BEVT_ATN bit in BTCR is cleared by the host. When the IBFIE3 bit and BEVTIE bit are set to 1, IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					When the slave reads BEVTI = 1 and writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the falling edge of BEVT_ATN.
3	B2HI	0	R/(W)*	—	Read End Interrupt
					This status flag indicates that the host has finished reading all data from the BTDTR buffer. When the IBFIE3 bit and B2HIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					When the slave reads B2HI = 1 and writes 0 to this bit.
					1: [Setting conditions]
					When the slave detects the falling edge of B2H_ATN.
2	H2BI	0	R/(W)*	—	Write End Interrupt
					This status flag indicates that the host has finished writing all data to the BTDTR buffer. When the IBFIE3 bit and H2BIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					After the slave reads H2BI = 1, writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the falling edge of H2B_ATN.

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
1	CRRPI	0	R/(W)*	—	Read Pointer Clear Interrupt
					This status flag indicates that the CLR_RD_PTR bit in BTCR is set to 1 by the host. When the IBFIE3 bit and CRRPIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					After the slave reads CRRPI = 1, writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the rising edge of CLR_RD_PTR.
0	CRWPI	0	R/(W)*	—	Write Pointer Clear Interrupt
					This status flag indicates that the CLR_WR_PTR bit in BTCR is set to 1 by the host. When the IBFIE3 bit and CRWPIE bit are set to 1, the IBFI3 interrupt is requested to the slave.
					0: [Clearing condition]
					After the slave reads CRWPI = 1, writes 0 to this bit.
					1: [Setting condition]
					When the slave detects the rising edge of CLR_WR_PTR.

Note: *   Only 0 can be written to clear the flag.

18.3.27   BT Control Status Register 0 (BTCSR0)

BTCSR0 is one of the registers used to implement the BT mode. The BTCSR0 register contains the bits used to switch FIFOs in BT transfer, and enable or disable the interrupts to the slave (this LSI). The IBFI3 interrupt is enabled by setting the IBFIE3 bit in HICR2 to 1.

Bit	Bit Name	Initial Value	R/W Slave	Host	Description
7	—	0	R/W	—	Reserved
					The initial value should not be changed.
6	FSEL1	0	R/W	—	These bits select either FIFO during BT transfer
5	FSEL0	0	R/W	—	FSEL1 FSEL0
					0 X :FIFO disabled
					1 X :FIFO enabled
					The FIFO size: 64 bytes (for host write transfer), additional 64 bytes (for host read transfer).
4	FRDIE	0	R/W	—	FIFO Read Request Interrupt Enable
					Enables or disables the FRDI interrupt which is an IBFI3 interrupt source to the slave.
					0: FIFO read request interrupt is disabled.
					1: FIFO read request interrupt is enabled.
3	HRDIE	0	R/W	—	BT Host Read Interrupt Enable
					Enables or disables the HRDI interrupt which is an IBFI3 interrupt source to the slave.
					When using FIFO, the HRDIE bit must not be set to 1.
					0: BT host read interrupt is disabled.
					1: BT host read interrupt is enabled.
2	HWRIE	0	R/W	—	BT Host Write Interrupt Enable
					Enables or disables the HWRI interrupt which is an IBFI3 interrupt source to the slave.
					When using FIFO, the HWRIE bit must not be set to 1.
					0: BT host write interrupt is disabled.
					1: BT host write interrupt is enabled.

RENESAS

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
1	HBTWIE	0	R/W	—	BTDTR Host Write Start Interrupt Enable
					Enables or disables the HBTWI interrupt which is an IBFI3 interrupt source to the slave.
					0: BTDTR host write start interrupt is disabled.
					1: BTDTR host write start interrupt is enabled.
0	HBTRIE	0	R/W	—	BTDTR Host Read End Interrupt Enable
					Enables or disables the HBTRI interrupt which is an IBFI3 interrupt source to the slave.
					0: BTDTR host read end interrupt is disabled.
					1: BTDTR host read end interrupt is enabled.

Note: X   Don't care.

18.3.28   BT Control Status Register 1 (BTCSR1)

BTCSR1 is one of the registers used to implement the BT mode. The BTCSR1 register contains the bits used to enable or disable interrupts to the slave (this LSI). The IBFI3 interrupt is enabled by setting the IBFIE3 bit in HICR2 to 1.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	RSTRENBL	0	R/W	—	Slave Reset Read Enable
					The host reads 0 from the BMC_HWRST bit in BTIMSR. When this bit is set to 1, the host can read 1 from the BMC_HWRST bit.
					0: Host always reads 0 from BMC_HWRST
					1: Host can reads 0 from BMC_HWRST
6	HRSTIE	0	R/W	—	BT Reset Interrupt Enable
					Enables or disables the HRSTI interrupt which is an IBFI3 interrupt source to the slave.
					0: BT reset interrupt is disabled.
					1: BT reset interrupt is enabled.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
5	IRQCRIE	0	R/W	—	B2H_IRQ Clear Interrupt Enable
					Enables or disables the IRQCRI interrupt which is an IBFI3 interrupt source to the slave.
					0: B2H_IRQ clear interrupt is disabled.
					1: B2H_IRQ clear interrupt is enabled.
4	BEVTIE	0	R/W	—	BEVT_ATN Clear Interrupt Enable
					Enables or disables the BEVTI interrupt which is an IBFI3 interrupt source to the slave.
					0: BEVT_ATN clear interrupt is disabled.
					1: BEVT_ATN clear interrupt is enabled.
3	B2HIE	0	R/W	—	Read End Interrupt Enable
					Enables or disables the B2HI interrupt which is an IBFI3 interrupt source to the slave.
					0: Read end interrupt is disabled.
					1: Read end interrupt is enabled.
2	H2BIE	0	R/W	—	Write End Interrupt Enable
					Enables or disables the H2BI interrupt which is an IBFI3 interrupt source to the slave.
					0: Write end interrupt is disabled.
					1: Write end interrupt is enabled.
1	CRRPIE	0	R/W	—	Read Pointer Clear Interrupt Enable
					Enables or disables the CRRPI interrupt which is an IBFI3 interrupt source to the slave.
					0: Read pointer clear interrupt is disabled.
					1: Read pointer clear interrupt is enabled.
0	CRWPIE	0	R/W	—	Write Pointer Clear Interrupt Enable
					Enables or disables the CRWPI interrupt which is an IBFI3 interrupt source to the slave.
					0: Write pointer clear interrupt is disabled.
					1: Write pointer clear interrupt is enabled.

RENESAS

18.3.29   BT Control Register (BTCR)

BTCR is one of the registers used to implement BT mode. The BTCR register contains bits used in transfer cycle handshaking, and those indicating the completion of data transfer to the buffer.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7	B_BUSY	1	R/W	R	BT Write Transfer Busy Flag
					Read-only bit from the host. Indicates that the BTDTR buffer is being used for BT write transfer (write transfer is in progress.)
					0: Indicates waiting for BT write transfer
					1: Indicates that the BTDTR buffer is being used
6	H_BUSY	0	R	(W)*³	BT Read Transfer Busy Flag
					This is a set/clear bit from the host. Indicates that the BTDTR buffer is being used for BT read transfer (read transfer is in progress.)
					0: Indicates waiting for BT read transfer
					[Clearing condition]
					When the host writes a 1 while H_BUSY is set to 1.
					1: Indicates that the BTDTR buffer is being used
					[Setting condition]
					When the host writes a 1 while H_BUSY is set to 0.
5	OEM0	0	R/W	R/(W)*⁴	User defined bit
					This bit is defined by the user, and validated only when set to 1 by a 0 written from the host.
					0: [Clearing condition]
					When the slave writes a 0 after a 1 has been read from OEM0.
					1: [Setting condition]
					When the slave writes a 1, after a 0 has been read from OEM0, or when the host writes a 0.

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
4	BEVT_ATN	0	R/(W)*[1]	R/(W)*[5]	Event Interrupt
					Sets when the slave detects an event to the host. Setting the B2H_IRQ_EN bit in the BTIMSR register enables the BEVT_ATN bit to be used as an interrupt source to the host.
					0: No event interrupt request is available [Clearing condition] When the host writes a 1 to the bit.
					1: An event interrupt request is available [Setting condition] When the slave writes a 1 after a 0 has been read from BEVT_ATN.
3	B2H_ATN	0	R/(W)*[1]	R/(W)*[5]	Slave Buffer Write End Indication Flag
					This status flag indicates that the slave has finished writing all data to the BTDTR buffer. Setting the B2H_IRQ_EN bit in the BTIMSR register enables the B2H_ATN bit to be used as an interrupt source to the host.
					0: Host has completed reading the BTDTR buffer [Clearing condition] When the host writes a 1
					1: Slave has completed writing to the BTDTR buffer [Setting condition] When the slave writes a 1 after a 0 has been read from B2N_ATN.
2	H2B_ATN	0	R/(W)*[2]	R/(W)*[1]	Host Buffer Write End Indication Flag
					This status flag indicates that the host has finished writing all data to the BTDTR buffer.
					0: Slave has completed reading the BTDTR buffer [Clearing condition] When the slave writes a 0 after a 1 has been read from H2B_ATN.
					1: Host has completed writing to the BTDTR buffer [Setting condition] When the host writes a 1

RENESAS

| Bit | Bit Name | Initial Value | R/W | | Description |
			Slave	Host	
1	CLR_RD_ PTR	0	R/(W)*^{2}	(W)*^{1}	Read Pointer Clear
					This bit is used by the host to clear the read pointer during read transfer. A host read operation always yields 0 on readout.
					0: Read pointer clear wait
					[Clearing condition]
					When the slave writes a 0 after a 1 has been read from CLR_RD_PTR.
					1: Read pointer clear
					[Setting condition]
					When the host writes a 1.
0	CLR_WR_ PTR	0	R/(W)*^{2}	(W)*^{1}	Write Pointer Clear
					This bit is used by the host to clear the write pointer during write transfer. A host read operation always yields 0 on readout.
					0: Write pointer clear wait
					[Clearing condition]
					When the slave writes a 0 after a 1 has been read from CLR_WR_PTR.
					1: Write pointer clear
					[Setting condition]
					When the host writes a 1.

Notes: 1. Only 1 can be written to set this flag.
2. Only 0 can be written to clear this flag.
3. Only 1 can be written to toggle this flag.
4. Only 0 can be written to set this flag.
5. Only 1 can be written to clear this flag.

RENESAS

18.3.30   BT Data Buffer (BTDTR)

BTDTR is used to implement the BT mode. BTDTR consists of two FIFOs: the host write transfer FIFO and the host read transfer FIFO. Their capacities are 64 bytes each. When using BTDTR, enable FIFO by means of the bits FSEL0 and FSEL1.

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
7 to 0	bit7 to bit0	Undefined	R/W	R/W	The data written by the host is stored in FIFO (64 bytes) for host write transfer and read out by the slave in order of host writing. The data written by the slave is stored in FIFO (64 bytes) for host read transfer and read out by the host in order of slave writing.

18.3.31   BT Interrupt Mask Register (BTIMSR)

BTIMSR is one of the registers used to implement BT mode. The BTIMSR register contains the bits used to control the interrupts to the host.

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
7	BMC_ HWRST	0	R/(W)*[2]	R/(W)*[1]	Slave Reset
					Performs a reset from the host to the slave. The host can only write a 1. Writing a 0 to this bit is invalid. The host will always return a 0 on read out. Setting the RSTRENBL bit enables a 1 to be read from the host.
					0: The reset is cancelled
					[Clearing condition]
					When the slave writes a 0, after a 1 has been read from BMC_HWRST.
					1: The reset is in progress.
					[Setting condition]
					When the host writes a 1.
6	—	0	R/W	R/W	Reserved
5	—	0	R/W	R/W	

RENESAS

			R/W		
Bit	Bit Name	Initial Value	Slave	Host	Description
4	OEM3	0	R/W	R/(W)*⁴	User defined bit
3	OEM2	0	R/W	R/(W)*⁴	These bits are defined by the user and are valid
2	OEM1	0	R/W	R/(W)*⁴	only when set to 1 by a 0 written from the host.

					0: [Clearing condition]
					    When the slave writes a 0, after a 1 has been
					    read from OEM.

					1: [Setting condition]
					    When the slave writes a 1, after a 0 has been
					    read from OEM, or when the host writes a 0.

1	B2H_IRQ	0	R/(W)*¹	R/(W)*³	BMC to HOST interrupt
					Informs the host that an interrupt has been requested when the BEVT_ATN or B2H_ATN bit has been set. The SERIRQ is not issued. To generate the SERIRQ, it should be issued by the program.
					0: B2H_IRQ interrupt is not requested
					[Clearing condition]
					When the host writes a 1.
					1: B2H_IRQ interrupt is requested
					[Setting condition]
					When the slave writes a 1, after a 0 has been read from B2H_IRQ
0	B2H_IRQ_EN	0	R	R/W	BMC to HOST interrupt enable
					Enables or disables the B2H_IRQ interrupt which is an interrupt source from the slave to the host.
					0: B2H_IRQ interrupt is disabled
					[Clearing condition]
					When a 0 is written by the host.
					1: B2H_IRQ interrupt is enabled
					[Setting condition]
					When a 1 is written by the host.

Notes: 1. Only 1 can be written to set this flag.
   2. Only 0 can be written to clear this flag.
   3. Only 1 can be written to clear this flag.
   4. Only 0 can be written to set this flag.

18.3.32   BT FIFO Valid Size Register 0 (BTFVSR0)

BTFVSR0 is one of the registers used to implement BT mode. BTFVSR0 indicates a valid data size in the FIFO for host write transfer.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7 to 0	N7 to N0	All 0	R	—	These bits indicate the number of valid bytes in the FIFO (the number of bytes which the slave can read) for host write transfer. When data is written from the host, the value in BTFVSR0 is incremented by the number of bytes that have been written to. Further, when data is read from the slave, the value is decremented by only the number of bytes that have been read.

18.3.33   BT FIFO Valid Size Register 1 (BTFVSR1)

BTFVSR1 is one of the registers used to implement BT mode. BTFVSR1 indicates a valid data size in the FIFO for host read transfer.

Bit	Bit Name	Initial Value	R/W Slave	R/W Host	Description
7 to 0	N7 to N0	All 0	R	—	These bits indicate the number of valid bytes in the FIFO (the number of bytes which the host can read) for host read transfer. When data is written from the slave, the value in BTFVSR1 is incremented by the number of bytes that have been written to. Further, when data is read from the host, the value is decremented by only the number of bytes that have been read.

RENESAS

18.4   Operation

18.4.1   LPC interface Activation

The LPC interface is activated by setting any one of bits LPC3E to LPC1E in HICR0 and bit SICIE bit in HICR5 to 1. When the LPC interface is activated, the related I/O port pins (PE7 to PE0, PD5 and PD4) function as dedicated LPC interface input/output pins. In addition, setting the FGA20E, PMEE, LSMIE, and LSCIE bits to 1 adds the related I/O port pins (PD3 to PD0) to the LPC interface's input/output pins.

Use the following procedure to activate the LPC interface after a reset release.

1. Read the signal line status and confirm that the LPC module can be connected. Also check that the LPC module is initialized internally.
2. When using channels 1 and 2, set LADR1 and LADR2 to determine the I/O address.
3. When using channel 3, set LADR3 to determine the I/O address and whether bidirectional data registers are to be used.
4. When using the SCIF module, set SCIFAR to determine the I/O address.
5. Set the enable bit (LPC3E to LPC1E) for the channel to be used. Also set SCIFE if the SCIF is to be used.
6. Set the enable bits (FGA20E, PMEE, LSMIE, and LSCIE) for the additional functions to be used.
7. Set the selection bits for other functions (SDWNE, IEDIR).
8. As a precaution, clear the interrupt flags (LRST, SDWN, ABRT, OBF, and OBEI). Read IDR or TWR15 to clear IBF.
9. Set receive complete interrupt enable bits (IBFIE3 to IBFIE1, and ERRIE) as necessary.

18.4.2   LPC I/O Cycles

There are 12 types of LPC transfer cycle: LPC memory read, LPC memory write, I/O read, I/O write, DMA read, DMA write, bus master memory read, bus master memory write, bus master I/O read, bus master I/O write, FW memory read, and FW memory write. Of these, the LPC of this LSI supports I/O read and I/O write.

An LPC transfer cycle is started when the $\overline{\text{LFRAME}}$ signal goes low in the bus idle state. If the $\overline{\text{LFRAME}}$ signal goes low when the bus is not idle, this means that a forced termination (abort) of the LPC transfer cycle has been requested.

In an I/O read cycle or I/O write cycle, transfer is carried out using LAD3 to LAD0 in the following order, in synchronization with LCLK. The host can be made to wait by sending back a value other than B'0000 in the slave's synchronization return cycle, but the LPC interface of this LSI always returns B'0000 (except for the BT interface).

If the received address matches the host address for an LPC register, the LPC interface enters the busy state; it returns to the idle state by output of a state count 12 turnaround. Register and flag changes are made at this timing, so in the event of a transfer cycle forced termination (abort), registers and flags are not changed.

The timing of the $\overline{\text{LFRAME}}$, LCLK, and LAD signals is shown in figures 18.2 and 19.3.

Table 18.5   LPC I/O Cycle

State Count	I/O Read Cycle			I/O Write Cycle		
	Contents	Drive Source	Value (3 to 0)	Contents	Drive Source	Value (3 to 0)
1	Start	Host	0000	Start	Host	0000
2	Cycle type/direction	Host	0000	Cycle type/direction	Host	0010
3	Address 1	Host	Bits 15 to 12	Address 1	Host	Bits 15 to 12
4	Address 2	Host	Bits 11 to 8	Address 2	Host	Bits 11 to 8
5	Address 3	Host	Bits 7 to 4	Address 3	Host	Bits 7 to 4
6	Address 4	Host	Bits 3 to 0	Address 4	Host	Bits 3 to 0
7	Turnaround (recovery)	Host	1111	Data 1	Host	Bits 3 to 0
8	Turnaround	None	ZZZZ	Data 2	Host	Bits 7 to 4
9	Synchronization	Slave	0000	Turnaround (recovery)	Host	1111
10	Data 1	Slave	Bits 3 to 0	Turnaround	None	ZZZZ
11	Data 2	Slave	Bits 7 to 4	Synchronization	Slave	0000
12	Turnaround (recovery)	Slave	1111	Turnaround (recovery)	Slave	1111
13	Turnaround	None	ZZZZ	Turnaround	None	ZZZZ

RENESAS

Figure 18.2   Typical $\overline{\text{LFRAME}}$ Timing

Figure 18.3   Abort Mechanism

18.4.3   SMIC Mode Transfer Flow

Figure 18.4 shows the write transfer flow and figure 18.5 shows the read transfer flow in SMIC mode.

Figure 18.4   SMIC Write Transfer Flow

Figure 18.5   SMIC Read Transfer Flow

18.4.4   BT Mode Transfer Flow

Figure 18.6 shows the write transfer flow and figure 18.7 shows the read transfer flow in BT mode.

Figure 18.6   BT Write Transfer Flow

Figure 18.7   BT Read Transfer Flow

18.4.5   Gate A20

The Gate A20 signal can mask address A20 to emulate the address mode of the 8086* architecture CPU used in personal computers. Normally, the Gate A20 signal can be controlled by a firmware. The fast Gate A20 function that realizes high-seed performance by hardware is enabled by setting the FGA20E bit to 1 in HICR0.

Note: An Intel microprocessor

(1)   Regular Gate A20 Operation

Output of the Gate A20 signal can be controlled by an H'D1 command and data. When the slave (this LSI) receives data, it normally reads IDR1 in the interrupt handling routine activated by the IBFI1 interrupt. At this time, firmware copies bit 1 of data following an H'D1 command and outputs it on pin GA20.

(2)   Fast Gate A20 Operation

The internal state of pin GA20 is initialized to 1 since the initial value of the FGA20E bit is 0. When the FGA20E bit is set to 1, pin P81/GA20 functions as the output of the fast GA20 signal. The state of pin GA20 can be monitored by reading bit GA20 in HICR2.

The initial output from this pin is 1, which is the initial value. Afterward, the host can manipulate the output from this pin by sending commands and data. This function is only available via the IDR1. The LPC decodes commands input from the host. When an H'D1 host command is detected, bit 1 of the data following the host command is output from pin GA20. This operation does not depend on firmware or interrupts, and is faster than the regular processing using interrupts. Table 18.6 shows the conditions that set and clear pin GA20. Figure 18.8 shows the GA20 output flow. Table 18.7 indicates the GA20 output signal values.

Table 18.6   GA20 Setting/Clearing Timing

Pin Name	Setting Condition	Clearing Condition
GA20	When bit 1 of the data that follows an H'D1 host command is 1	When bit 1 of the data that follows an H'D1 host command is 0

RENESAS

Figure 18.8   GA20 Output

Table 18.7   Fast Gate A20 Output Signals

C/$\overline{D}$1	Data/Command	Internal CPU Interrupt Flag (IBF)	GA20 (P81)	Remarks
1	H'D1 command	0	Q	Turn-on sequence
0	1 data*[1]	0	1	
1	H'FF command	0	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence
0	0 data*[2]	0	0	
1	H'FF command	0	Q (0)	
1	H'D1 command	0	Q	Turn-on sequence (abbreviated form)
0	1 data*[1]	0	1	
1/0	Command other than H'FF and H'D1	1	Q (1)	
1	H'D1 command	0	Q	Turn-off sequence (abbreviated form)
0	0 data*[2]	0	0	
1/0	Command other than H'FF and H'D1	1	Q (0)	
1	H'D1 command	0	Q	Cancelled sequence
1	Command other than H'D1	1	Q	
1	H'D1 command	0	Q	Retriggered sequence
1	H'D1 command	0	Q	
1	H'D1 command	0	Q	Consecutively executed sequences
0	Any data	0	1/0	
1	H'D1 command	0	Q (1/0)	

Notes: 1. Any data with bit 1 set to 1.
2. Any data with bit 1 cleared to 0.

RENESAS

18.4.6   LPC Interface Shutdown Function (LPCPD)

The LPC interface can be placed in the shutdown state according to the state of the $\overline{\text{LPCPD}}$ pin. There are two kinds of LPC interface shutdown state: LPC hardware shutdown and LPC software shutdown. The LPC hardware shutdown state is controlled by the $\overline{\text{LPCPD}}$ pin, while the LPC software shutdown state is controlled by the SDWNB bit. In both states, the LPC interface enters the reset state by itself, and is no longer affected by external signals other than the $\overline{\text{LRESET}}$ and $\overline{\text{LPCPD}}$ signals.

Placing the slave in sleep mode or software standby mode is effective in reducing current dissipation in the shutdown state. If software standby mode is set, some means must be provided for exiting software standby mode before clearing the shutdown state with the $\overline{\text{LPCPD}}$ signal.

If the SDWNE bit has been set to 1 beforehand, the LPC hardware shutdown state is entered at the same time as the $\overline{\text{LPCPD}}$ signal falls, and prior preparation is not possible. If the LPC software shutdown state is set by means of the SDWNB bit, on the other hand, the LPC software shutdown state cannot be cleared at the same time as the rising edge of the $\overline{\text{LPCPD}}$ signal. Taking these points into consideration, the following operating procedure uses a combination of LPC software shutdown and LPC hardware shutdown.

1. Clear the SDWNE bit to 0.
2. Set the ERRIE bit to 1 and wait for an interrupt by the SDWN flag.
3. When an ERRI interrupt is generated by the SDWN flag, check the LPC interface internal status flags and perform any necessary processing.
4. Set the SDWNB bit to 1 to set LPC software standby mode.
5. Set the SDWNE bit to 1 and make a transition to LPC hardware standby mode. The SDWNB bit is cleared automatically.
6. Check the state of the $\overline{\text{LPCPD}}$ signal to make sure that the $\overline{\text{LPCPD}}$ signal has not risen during steps 3 to 5. If the signal has risen, clear SDWNE to 0 to return to the state in step 1.
7. If software standby mode has been set, exit software standby mode by some means independent of the LPC.
8. When a rising edge is detected in the $\overline{\text{LPCPD}}$ signal, the SDWNE bit is automatically cleared to 0. If the slave has been placed in sleep mode, the mode is exited by means of $\overline{\text{LRESET}}$ signal input, on completion of the LPC transfer cycle, or by some other means.

Table 18.8 shows the scope of the LPC interface pin shutdown.

Table 18.8   Scope of LPC Interface Pin Shutdown

Abbreviation	Port	Scope of Shutdown	I/O	Notes
LAD3 to LAD0	PE3 to P30	O	I/O	Hi-Z
$\overline{\text{LFRAME}}$	PE4	O	Input	Hi-Z
$\overline{\text{LRESET}}$	PE5	X	Input	LPC hardware reset function is active
LCLK	PE6	O	Input	Hi-Z
SERIRQ	PE7	O	I/O	Hi-Z
LSCI	PD0	Δ	I/O	Hi-Z, only when LSCIE = 1
$\overline{\text{LSMI}}$	PD1	Δ	I/O	Hi-Z, only when LSMIE = 1
$\overline{\text{PME}}$	PD2	Δ	I/O	Hi-Z, only when PMEE = 1
GA20	PD3	Δ	I/O	Hi-Z, only when FGA20E = 1
$\overline{\text{CLKRUN}}$	PD4	O	Input	Hi-Z
$\overline{\text{LPCPD}}$	PD5	X	Input	Needed to clear shutdown state

[Legend]

O: Pin that is shutdown by the shutdown function

Δ: Pin that is shutdown only when the LPC function is selected by register setting

X: Pin that is not shutdown

In the LPC shutdown state, the LPC's internal state and some register bits are initialized. The order of priority of LPC shutdown and reset states is as follows.

1. System reset (reset by $\overline{\text{RES}}$ pin input, or WDT0 overflow)

    All register bits, including bits LPC4E to LPC1E, are initialized.

2. LPC hardware reset (reset by $\overline{\text{LRESET}}$ pin input)

    LRSTB, SDWNE, and SDWNB bits are cleared to 0.

3. LPC software reset (reset by LRSTB)

    SDWNE and SDWNB bits are cleared to 0.

4. LPC hardware shutdown

    SDWNB bit is cleared to 0.

5. LPC software shutdown

The scope of the initialization in each mode is shown in table 18.9.

RENESAS

Table 18.9   Scope of Initialization in Each LPC interface Mode

Items Initialized	System Reset	LPC Reset	LPC Shutdown
LPC transfer cycle sequencer (internal state), LPCBSY and ABRT flags	Initialized	Initialized	Initialized
SERIRQ transfer cycle sequencer (internal state), CLKREQ and IRQBSY flags	Initialized	Initialized	Initialized
LPC interface flags (IBF1, IBF2, IBF3A, IBF3B, MWMF, C/$\overline{\text{D}}$1, C/$\overline{\text{D}}$2, C/$\overline{\text{D}}$3, OBF1, OBF2, OBF3A, OBF3B, SWMF, DBU, SMICFLG, SMICIR0, BTSR0, BTSR1, BTIMSR, BTFVSR0, BTFVSR1), GA20 (internal state)	Initialized	Initialized	Retained
Host interrupt enable bits (IRQ1E1, IRQ12E1, SMIE2, IRQ6E2, IRQ9E2 to IRQ11E2, SMIE3B, SMIE3A, IRQ6E3, IRQ9E3 to IRQ11E3, SELREQ, IEDIR2 to IEDIR3), Q/$\overline{\text{C}}$ flag	Initialized	Initialized	Retained
LRST flag	Initialized (0)	Can be set/cleared	Can be set/cleared
SDWN flag	Initialized (0)	Initialized (0)	Can be set/cleared
LRSTB bit	Initialized (0)	HR: 0 SR: 1	0 (can be set)
SDWNB bit	Initialized (0)	Initialized (0)	HS: 0 SS: 1
SDWNE bit	Initialized (0)	Initialized (0)	HS: 1 SS: 0 or 1
LPC interface operation control bits (LPC3E to LPC1E, FGA20E, LADR1 to LADR3, IBFIE1 to IBFIE3, PMEE, PMEB, LSMIE, LSMIB, LSCIE, LSCIB, TWRE, SELSTR3, SELIRQ1, SELSMI, SELIRQ3 to SELIRQ15, HICR4, HICR5, SCIFAR, HISEL, BTCSR0, BTCSR1)	Initialized	Retained	Retained
$\overline{\text{LRESET}}$ signal	Input (port function)	Input	Input
$\overline{\text{LPCPD}}$ signal		Input	Input
LAD3 to LAD0, $\overline{\text{LFRAME}}$, LCLK, SERIRQ, $\overline{\text{CLKRUN}}$ signals		Input	Hi-Z
$\overline{\text{PME}}$, $\overline{\text{LSMI}}$, LSCI, GA20 signals (when function is selected)		Output	Hi-Z
$\overline{\text{PME}}$, $\overline{\text{LSMI}}$, LSCI, GA20 signals (when function is not selected)		Port function	Port function

Note: System reset: Reset by STBY input, RES input, or WDT overflow
   LPC reset: Reset by LPC hardware reset (HR) or LPC software reset (SR)
   LPC shutdown: Reset by LPC hardware shutdown (HS) or LPC software shutdown (SS)

Figure 18.9 shows the timing of the $\overline{\text{LPCPD}}$ and $\overline{\text{LRESET}}$ signals.

Figure 18.9   Power-Down State Termination Timing

18.4.7   LPC Interface Serialized Interrupt Operation (SERIRQ)

A host interrupt request can be issued from the LPC interface by means of the SERIRQ pin. In a host interrupt request via the SERIRQ pin, LCLK cycles are counted from the start frame of the serialized interrupt transfer cycle generated by the host or a peripheral function, and a request signal is generated by the frame corresponding to that interrupt. The timing is shown in figure 18.10.

Figure 18.10   SERIRQ Timing

RENESAS

The serialized interrupt transfer cycle frame configuration is as follows. Two of the states comprising each frame are the recover state in which the SERIRQ signal is returned to the 1-level at the end of the frame, and the turnaround state in which the SERIRQ signal is not driven. The recover state must be driven by the host or slave that was driving the preceding state.

Table 18.10   Serialized Interrupt Transfer Cycle Frame Configuration

Frame Count	Serial Interrupt Transfer Cycle			Notes
	Contents	Drive Source	Number of States	
0	Start	Slave Host	6	In quiet mode only, slave drive possible in the first state, then next 3 states 0-driven by host
1	IRQ0	Slave	3	Drive impossible
2	IRQ1	Slave	3	Drive possible in LPC channel 1 and SCIF
3	SMI	Slave	3	Drive possible in LPC channels 2, 3, and SCIF
4	IRQ3	Slave	3	Drive possible in SCIF or by IRQ3E
5	IRQ4	Slave	3	Drive possible in SCIF or by IRQ4E
6	IRQ5	Slave	3	Drive possible in SCIF or by IRQ5E
7	IRQ6	Slave	3	Drive possible in LPC channels 2, 3, and SCIF
8	IRQ7	Slave	3	Drive possible in SCIF or by IRQ7E
9	IRQ8	Slave	3	Drive possible in SCIF or by IRQ8E
10	IRQ9	Slave	3	Drive possible in LPC channels 2, 3, and SCIF
11	IRQ10	Slave	3	Drive possible in LPC channels 2, 3, and SCIF
12	IRQ11	Slave	3	Drive possible in LPC channels 2, 3, and SCIF
13	IRQ12	Slave	3	Drive possible in LPC channel 1 and SCIF
14	IRQ13	Slave	3	Drive possible in SCIF or by IRQ13E
15	IRQ14	Slave	3	Drive possible in SCIF or by IRQ14E
16	IRQ15	Slave	3	Drive possible in SCIF or by IRQ15E
17	IOCHCK	Slave	3	Drive impossible
18	Stop	Host	Undefined	First, 1 or more idle states, then 2 or 3 states 0-driven by host 2 states: Quiet mode next 3 states: Continuous mode next

RENESAS

There are two modes—continuous mode and quiet mode—for serialized interrupts. The mode initiated in the next transfer cycle is selected by the stop frame of the serialized interrupt transfer cycle that ended before that cycle.

In continuous mode, the host initiates host interrupt transfer cycles at regular intervals. In quiet mode, the slave with interrupt sources requiring a request can also initiate an interrupt transfer cycle, in addition to the host. In quiet mode, since the host does not necessarily initiate interrupt transfer cycles, it is possible to suspend the clock (LCLK) supply and enter the power-down state. In order for a slave to transfer an interrupt request in this case, a request to restart the clock must first be issued to the host.

18.4.8   LPC Interface Clock Start Request

A request to restart the clock (LCLK) can be sent to the host by means of the $\overline{\text{CLKRUN}}$ pin. With LPC data transfer and SERIRQ in continuous mode, a clock restart is never requested since the transfer cycles are initiated by the host. With SERIRQ in quiet mode, when a host interrupt request is generated the $\overline{\text{CLKRUN}}$ signal is driven and a clock (LCLK) restart request is sent to the host. The timing for this operation is shown in figure 18.11.

Figure 18.11   Clock Start Request Timing

Cases other than SERIRQ in quiet mode when clock restart is required must be handled with a different protocol, using the $\overline{\text{PME}}$ signal, etc.

18.4.9   SCIF Control from LPC Interface

Setting the SCIFE bit in HICR5 to 1 allows the LPC host to communicate with the SCIF. Then, the LPC interface can access the registers of the module SCIF other than SCIFCR. For details on transmission and reception, see section 15, Serial Communication Interface with FIFO (SCIF).

18.5 Interrupt Sources

18.5.1 IBFI1, IBFI2, IBFI3, and ERRI

The host has four interrupt requests for the slave (this LSI): IBF1, IBF2, IBF3, and ERRI. IBFI1, IBFI2, and IBFI3 are IDR receive complete interrupts for IDR1, IDR2, and IDR3 and TWR, respectively. IBFI3 is also used for SMIC mode and BT mode interrupt requests. The ERRI interrupt indicates the occurrence of a special state such as an LPC reset, LPC shutdown, or transfer cycle abort. The LMCI and LMCUI interrupts are command receive complete interrupts.

Table 18.11 Receive Complete Interrupts and Error Interrupt

Interrupt	Description
IBFI1	When IBFIE1 is set to 1 and IDR1 reception is completed
IBFI2	When IBFIE2 is set to 1 and IDR2 reception is completed
IBFI3	When IBFIE3 is set to 1 and IDR3 reception is completed, or when TWRE and IBFIE3 are set to 1 and reception is completed up to TWR15
ERRI	When ERRIE is set to 1 and one of LRST, SDWN and ABRT is set to 1

18.5.2   SMI, HIRQ1, HIRQ3, HIRQ4, HIRQ5, HIRQ6, HIRQ7, HIRQ8, HIRQ9, HIRQ10, HIRQ11, HIRQ12, HIRQ13, HIRQ14, and HIRQ15

The LPC interface can request 15 kinds of host interrupt by means of SERIRQ. HIRQ1 and HIRQ12 are used on LPC channel 1, while SMI, HIRQ6, HIRQ9, HIRQ10, and HIRQ11 can be requested from LPC channels 2 and 3. For the SCIF, any one of 15 types of interrupts can be selected. In addition, by the setting of SCIFCR4, the SCIF can request eight types of host interrupts: HIRQ3, HIRQ4, HIRQ5, HIRQ7, HIRQ8, HIRQ13, HIRQ14, and HIRQ15.

There are two ways of clearing a host interrupt request when the LPC channels are used.

When the IEDIR bit in SIRQCR0is cleared to 0, host interrupt sources and LPC channels are all linked to the host interrupt request enable bits. When the OBF flag is cleared to 0 by a read of ODR or TWR15 by the host in the corresponding LPC channel, the corresponding host interrupt enable bit is automatically cleared to 0, and the host interrupt request is cleared.

When the IEDIR bit is set to 1 in SIRQCR, a host interrupt is only requested by the host interrupt enable bits. The host interrupt enable bit is not cleared when OBF is cleared. Therefore, SMIE2, SMIE3A, SMIE3B, SMIE4 and IRQ6En, IRQ9En, IRQ10En, IRQ11En lose their respective functional differences (n = 2, 3). In order to clear a host interrupt request, it is necessary to clear the host interrupt enable bit. As for HIRQ3 to HIRQ5, HIRQ7, HIRQ8, and HIRQ13 to HIRQ15, setting the enable bit in SIRQCR4 to 1 requests the corresponding host interrupt, and clearing the enable bit to 0 clears the corresponding host interrupt request.

When the SCIF channels are used, a host interrupt request is cleared when the relevant SCIF interrupt is cleared.

Table 18.12 summarizes the methods of setting and clearing these bits when the LPC channels are used, and table 18.13 summarizes the methods of setting and clearing these bits when the SCIF channels are used. Figure 18.12 shows the processing flowchart.

Table 18.12 HIRQ Setting and Clearing Conditions when LPC Channels are Used

Host Interrupt	Setting Condition	Clearing Condition
HIRQ1	Internal CPU writes to ODR1, then reads 0 from bit IRQ1E1 and writes 1	Internal CPU writes 0 to bit IRQ1E1, or host reads ODR1
HIRQ12	Internal CPU writes to ODR1, then reads 0 from bit IRQ12E1 and writes 1	Internal CPU writes 0 to bit IRQ12E1, or host reads ODR1
SMI (IEDIR2 = 0 or IEDIR3 = 0)	Internal CPU • writes to ODR2, then reads 0 from bit SMIE2 and writes 1 • writes to ODR3, then reads 0 from bit SMIE3A and writes 1 • writes to TWR15, then reads 0 from bit SMIE3B and writes 1	Internal CPU • writes 0 to bit SMIE2, or host reads ODR2 • writes 0 to bit SMIE3A, or host reads ODR3 • writes 0 to bit SMIE3B, or host reads TWR15
SMI (IEDIR2 = 1 or IEDIR3 = 1)	Internal CPU • reads 0 from bit SMIE2, then writes 1 • reads 0 from bit SMIE3A, then writes 1 • reads 0 from bit SMIE3B, then writes 1	Internal CPU • writes 0 to bit SMIE2 • writes 0 to bit SMIE3A • writes 0 to bit SMIE3B
HIRQi (i = 6, 9, 10, 11) (IEDIR2 = 0 or IEDIR3 = 0)	Internal CPU • writes to ODR2, then reads 0 from bit IRQiE2 and writes 1 • writes to ODR3, then reads 0 from bit IRQiE3 and writes 1	Internal CPU • writes 0 to bit IRQiE2, or host reads ODR2 • writes 0 to bit IRQiE3, or host reads ODR3
HIRQi (i = 6, 9, 10, 11) (IEDIR2 = 1 or IEDIR3 = 1)	Internal CPU • reads 0 from bit IRQiE2, then writes 1 • reads 0 from bit IRQiE3, then writes 1	Internal CPU • writes 0 to bit IRQiE2 • writes 0 to bit IRQiE3

Table 18.13 HIRQ Setting and Clearing Conditions when SCIF Channels are Used

Host Interrupt	Setting Condition	Clearing Condition
SMI HIRQi (i = 1, 3 to 15)	The SCIF interrupt corresponding to the host interrupt request selected by SIRQCR3 occurs.	Relevant SCIF interrupt is cleared

Figure 18.12   HIRQ Flowchart (Example of Channel 1)

18.6 Usage Note

18.6.1 Data Conflict

The LPC interface provides buffering of asynchronous data from the host and slave (this LSI), but an interface protocol that uses the flags in STR must be followed to avoid data conflict. For example, if the host and slave both try to access IDR or ODR at the same time, the data will be corrupted. To prevent simultaneous accesses, IBF and OBF must be used to allow access only to data for which writing has finished.

Unlike the IDR and ODR registers, the transfer direction is not fixed for the bidirectional data registers (TWR). MWMF and SWMF are provided in STR to handle this situation. After writing to TWR0, MWMF and SWMF must be used to confirm that the write authority for TWR1 to TWR15 has been obtained.

Table 18.14 shows host address examples for LADR3 and registers, IDR3, ODR3, STR3, TWR0MW, TWR0SW, and TWR1 to TWR15.

Table 18.14 Host Address Example

Register	Host Address when LADR3 = H'A24F	Host Address when LADR3 = H'3FD0
IDR3	H'A24A and H'A24E	H'3FD0 and H'3FD4
ODR3	H'A24A	H'3FD0
STR3	H'A24E	H'3FD4
TWR0MW	H'A250	H'3FC0
TWR0SW	H'A250	H'3FC0
TWR1	H'A251	H'3FC1
TWR2	H'A252	H'3FC2
TWR3	H'A253	H'3FC3
TWR4	H'A254	H'3FC4
TWR5	H'A255	H'3FC5
TWR6	H'A256	H'3FC6
TWR7	H'A257	H'3FC7
TWR8	H'A258	H'3FC8
TWR9	H'A259	H'3FC9
TWR10	H'A25A	H'3FCA
TWR11	H'A25B	H'3FCB
TWR12	H'A25C	H'3FCC
TWR13	H'A25D	H'3FCD
TWR14	H'A25E	H'3FCE
TWR15	H'A25F	H'3FCF

Section 19   A/D Converter

This LSI includes a successive-approximation-type 10-bit A/D converter that allows up to eight analog input channels to be selected.

A block diagram of the A/D converter is shown in figure 19.1.

19.1   Features

- 10-bit resolution
- Eight input channels
- Conversion time: 4.7 μs per channel (at 34-MHz operation)
- Two operating modes

  Single mode: Single-channel A/D conversion

  Scan mode: Continuous A/D conversion on 1 to 4 channels or continuous A/D conversion on 1 to 8 channels
- Eight data registers

  Conversion results are held in a 16-bit data register for each channel
- Sample and hold function
- Three ways of starting A/D conversion
  —— Software
  —— Trigger from TMR_0
  —— External trigger signal
- Interrupt request

  A/D conversion end interrupt (ADI) request can be generated
- Module stop mode can be set

Figure 19.1   Block Diagram of the A/D Converter

19.2   Input/Output Pins

Table 19.1 summarizes the pins used by the A/D converter.

Table 19.1   Pin Configuration

Pin Name	Symbol	I/O	Function
Analog input pin 0	AN0	Input	Analog input pins
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
A/D external trigger input pin	$\overline{\text{ADTRG}}$	Input	External trigger input for starting A/D conversion
Analog power supply pin	AVcc	Input	Analog block power supply
Analog ground pin	AVss	Input	Analog block ground
Reference power supply pin	AVref	Input	Reference voltage for A/D converter

19.3   Register Descriptions

The A/D converter has the following registers.

- A/D data register A (ADDRA)
- A/D data register B (ADDRB)
- A/D data register C (ADDRC)
- A/D data register D (ADDRD)
- A/D data register E (ADDRE)
- A/D data register F (ADDRF)
- A/D data register G (ADDRG)
- A/D data register H (ADDRH)
- A/D control/status register (ADCSR)
- A/D control register (ADCR)

19.3.1   A/D Data Registers A to H (ADDRA to ADDRH)

The ADDR are eight 16-bit read-only registers, ADDRA to ADDRH, which store the results of A/D conversion. The ADDR registers, which store a conversion result for each channel, are shown in table 19.2.

The converted 10-bit data is stored to bits 15 to 6. The lower 6-bit data is always read as 0.

The data bus between the CPU and the A/D converter is 16-bit width and can be read directly from the CPU. The ADDR must always be accessed in 16-bit unit. They cannot be accessed in 8-bit unit.

The results of A/D conversion are stored in each registers, when the ADF flag is set to 1.

Table 19.2   Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel	A/D Data Register to Store A/D Conversion Results
AN0	ADDRA
AN1	ADDRB
AN2	ADDRC
AN3	ADDRD
AN4	ADDRE
AN5	ADDRF
AN6	ADDRG
AN7	ADDRH

19.3.2   A/D Control/Status Register (ADCSR)

The ADCSR controls the operation of the A/D conversion.

Bit	Bit Name	Initial Value	R/W	Description
7	ADF	0	R/(W)*	A/D End Flag
				A status flag that indicates the end of A/D conversion.
				This flag indicates that the results of A/D conversion are stored in the A/D data registers.
				[Setting conditions]
				• When A/D conversion ends in single mode
				• When A/D conversion ends on all channels specified in scan mode
				[Clearing conditions]
				• When 0 is written after reading ADF = 1
				• When DTC starts by an ADI interrupt and ADDR is read
6	ADIE	0	R/W	A/D Interrupt Enable
				Enables ADI interrupt by ADF when this bit is set to 1

Bit	Bit Name	Initial Value	R/W	Description
5	ADST	0	R/W	A/D Start
				Clearing this bit to 0 stops A/D conversion and enters the idle state. Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion on the specified channel ends. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software, a reset, or a transition to the hardware standby mode.
4	—	0	R	Reserved
				This is a read-only bit and cannot be modified.
3	—	0	R/W	Reserved
				The initial value should not be changed.
2 1 0	CH2 CH1 CH0	All 0	R/W	Channel Select 2 to 0
				Select analog input channels together with the SCANE bit and the SCANS bit of ADCR.

When SCANE = 0, and SCANS = X	When SCANE = 1 and SCANS = 0	When SCANE = 1 and SCANS = 1
000: AN0	000: AN0	000: AN0
001: AN1	001: AN0 and AN1	001: AN1 and AN1
010: AN2	010: AN0 to AN2	010: AN0 to AN2
011: AN3	011: AN0 to AN3	011: AN0 to AN3
100: AN4	100: AN4	100: AN0 to AN4
101: AN5	101: AN4 and AN5	101: AN0 to AN5
110: AN6	110: AN4 to AN6	110: AN0 to AN6
111: AN7	111: AN4 to AN7	111: AN0 to AN7

Note: *   Only 0 can be written to clear the flag.

[Legend] X: Don't care

RENESAS

19.3.3   A/D Control Register (ADCR)

The ADCR sets the operation mode of A/D converter and the conversion time.

Bit	Bit Name	Initial Value	R/W	Description
7	TRGS1	0	R/W	Timer Trigger Select 1 and 0, Extended Trigger Select
6	TRGS0	0	R/W	Enable starting of A/D conversion by a trigger signal.
0	EXTRGS	0	R/W	These bits should be set while A/D conversion is stopped (ADSF = 0).
				00 0: Disables starting by trigger signals.
				10 0: Enables starting by a trigger from TMR_0.
				10 1: Enables starting by the $\overline{\text{ADTRG}}$ pin input.
				Other than above: Setting prohibited
5	SCANE	0	R/W	Scan Mode
4	SCANS	0	R/W	Select the operation mode of A/D conversion
				0X: Single mode
				10: Scan mode (consecutive A/D conversion of channels 1 to 4)
				11: Scan mode (consecutive A/D conversion of channels 1 to 8)
3	CKS1	0	R/W	Clock Select 1 and 0
2	CKS0	0	R/W	Set the A/D conversion time. Setting should be made while the conversion is stopped (ADST = 0).
				00: Setting prohibited
				01: Conversion time = 80 states (max) (20 MHz or less)
				10: Conversion time = 160 states (max)
				11: Conversion time = 320 states (max)
1	ADSTCLR	0	R/W	A/D Start Clear
				Sets automatic clearing of the ADST bit in scan mode.
				0: Disables automatic clearing of ADST in scan mode.
				1: ADST is automatically cleared when A/D conversion for all the selected channels has been completed in scan mode.

[Legend]

X: Don't care

19.4   Operation

The A/D converter operates by successive approximation with 10-bit resolution. It has two operating modes: single mode and scan mode. When changing the operating mode or analog input channel, to prevent incorrect operation, first clear the ADST bit to 0 in ADCSR to halt A/D conversion. The ADST bit can be set to 1 at the same time as the operating mode or analog input channel is changed.

19.4.1   Single Mode

In single mode, A/D conversion is performed only once on the specified single channel. Operations are as follows.

1. A/D conversion on the specified channel is started when the ADST bit in ADCSR is set to 1, by software or by the input of trigger signal.
2. When A/D conversion is completed, the result is transferred to the A/D data register corresponding to the channel.
3. On completion of A/D conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When conversion ends, the ADST bit is automatically cleared to 0, and the A/D converter enters the idle state. If the ADST bit is cleared during A/D conversion, the A/D converter stops conversion and enters the idle state.

**Figure 19.2   Example of A/D Converter Operation
(When Channel 1 is Selected in Single Mode)**

19.4.2   Scan Mode

In scan mode, A/D conversion is performed sequentially on the specified channels (four channels or eight channel maximum). Operations are as follows.

1. When the ADST bit in ADCSR is set to 1 by software or by the input of trigger signal, A/D conversion starts from the first channel of the selected channel. Consecutive A/D conversion of either four channels maximum (SCANE and SCANS = B'10) or eight channels maximum (SCANE and SCANS = B'11) can be selected. In the case of consecutive A/D conversion on four channels, the operation starts from AN0 when CH2 = B'0, and starts from AN4 when CH2 = B'1. In the case of consecutive A/D conversion on eight channels, the operation starts from AN0.

2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.

3. When conversion of all the selected channels is completed, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt is requested after A/D conversion ends. Conversion of the first channel in the group starts again.

4. The ADST bit is not automatically cleared to 0 and steps 2 to 3 are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops and the A/D converter enters the idle state. After that, when the ADST bit is set to 1, the operation starts from the first channel again.

Figure 19.3   Example of A/D Converter Operation
(When Channels AN0 to AN3 are Selected in Scan Mode)

19.4.3   Input Sampling and A/D Conversion Time

The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog input when the A/D conversion start delay time (t_D) has passed after the ADST bit in ADCSR is set to 1, then starts A/D conversion. Figure 19.4 shows the A/D conversion timing. Tables 19.3 and 19.4 show the A/D conversion time.

As indicated in figure 19.4, the A/D conversion time (t_{CONV}) includes t_D and the input sampling time (t_{SPL}). The length of t_D varies depending on the timing of the write access to ADCSR. The total conversion time therefore varies within the ranges indicated in table 19.3.

In scan mode, the values given in table 19.3 apply to the first conversion time. The values given in table 19.4 apply to the second and subsequent conversions. In either case, bits CKS1 and CKS0 in ADCR should be set so that the conversion time is within the ranges indicated by the A/D conversion characteristics.

[Legend]
(1):   ADCSR write cycle
(2):   ADCSR address
t_D: A/D conversion start delay
t_{SPL}:   Input sampling time
t_{CONV}: A/D conversion time

Figure 19.4   A/D Conversion Timing

Table 19.3   A/D Conversion Characteristics (Single Mode)

Item	Symbol	CKS1 = 0 CKS0 = 1			CKS1 = 1 CKS0 = 0			CKS0 = 1		
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.
A/D conversion start delay time	t_D	(6)	—	(9)	(10)	—	(17)	(18)	—	(33)
Input sampling time	t_{SPL}	—	30	—	—	60	—	—	120	—
A/D conversion time	t_{CONV}	77	—	80	153	—	160	305	—	320

Note: Values in the table are the number of states.

Table 19.4   A/D Conversion Characteristics (Scan Mode)

CKS1	CKS0	Conversion Time (Number of States)
0	0	Setting prohibited
	1	80 (Fixed)
1	0	160 (Fixed)
	1	320 (Fixed)

19.4.4   Timing of External Trigger Input

A/D conversion can also be started by an externally input trigger signal. Setting the TRGS1 and TRGS0 bits in ADCR to B'11 selects the signal on the $\overline{\text{ADTRG}}$ pin as an external trigger. The ADST bit in ADCSR is set to 1 on the falling edge of $\overline{\text{ADTRG}}$, initiating A/D conversion. Other operations are the same as those in the case where the ADST bit is set to 1 by software, regardless of whether the converter is in single mode or scan mode. The timing of this operation is shown in figure 19.5.

Figure 19.5   Timing of External Trigger Input

19.5   Interrupt Source

The A/D converter generates an A/D conversion end interrupt (ADI) at the end of A/D conversion. Setting the ADIE bit to 1 enables ADI interrupt requests while the ADF bit in ADCSR is set to 1 after A/D conversion ends. The ADI interrupt can be used to activate the DTC. Reading the converted data by the DTC activated by the ADI interrupt allows consecutive conversion to be performed without software overhead.

Table 19.5   A/D Converter Interrupt Source

Name	Interrupt Source	Interrupt Flag	DTC Activation
ADI	A/D conversion end	ADF	Possible

19.6   A/D Conversion Accuracy Definitions

This LSI's A/D conversion accuracy definitions are given below.

- Resolution

  The number of A/D converter digital output codes

- Quantization error

  The deviation inherent in the A/D converter, given by 1/2 LSB (see figure19.6).

- Offset error

  The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from the minimum voltage value B'00 0000 0000 (H'000) to B'00 0000 0001 (H'001) (see figure 19.7).

- Full-scale error

  The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from B'11 1111 1110 (H'3FE) to B'11 1111 1111 (H'3FF) (see figure 19.7).

- Nonlinearity error

  The error with respect to the ideal A/D conversion characteristics between the zero voltage and the full-scale voltage. Does not include the offset error, full-scale error, or quantization error (see figure 19.7).

- Absolute accuracy

  The deviation between the digital value and the analog input value. Includes the offset error, full-scale error, quantization error, and nonlinearity error.

Figure 19.6   A/D Conversion Accuracy Definitions

Figure 19.7   A/D Conversion Accuracy Definitions

19.7 Usage Notes

19.7.1 Setting of Module Stop Mode

Operation of the A/D converter can be enabled or disabled by setting the module stop control register. By default, the A/D converter is stopped. Registers of the A/D converter only become accessible when it is released from module stop mode. See section 24, Power-Down Modes, for details.

19.7.2 Permissible Signal Source Impedance

This LSI's analog input is designed so that the conversion accuracy is guaranteed for an input signal for which the signal source impedance is 5 kΩ or less. This specification is provided to enable the A/D converter's sample-and-hold circuit input capacitance to be charged within the sampling time; if the sensor output impedance exceeds 5 kΩ, charging may be insufficient and it may not be possible to guarantee the A/D conversion accuracy. However, if a large capacitance is provided externally in single mode, the input load will essentially comprise only the internal input resistance of 10 kΩ, and the signal source impedance is ignored. However, since a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a large differential coefficient (voltage fluctuation ratio of 5 mV/μs or greater for example) (see figure 19.8). When converting a high-speed analog signal or converting in scan mode, a low-impedance buffer should be inserted.

Figure 19.8   Example of Analog Input Circuit

19.7.3   Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect the absolute accuracy. Be sure to make the connection to an electrically stable GND such as AVss.

Care is also required to insure that filter circuits do not communicate with digital signals on the mounting board, so acting as antennas.

19.7.4   Setting Range of Analog Power Supply and Other Pins

If conditions shown below are not met, the reliability of this LSI may be adversely affected.

- Analog input voltage range

  The voltage applied to analog input pin ANn during A/D conversion should be in the range $AVss \leq V_{AN} \leq AVref$.
- Relation between AVcc, AVss and Vcc, Vss

  The relationship between AVcc, AVss and Vcc, Vss should be $Avcc = Vcc \pm 0.3V$ and $AVss = Vss$. When the A/D converter is not used, set $AVcc = Vcc$ and $Avss = Vss$.
- AVref pin reference voltage specification range

  The reference voltage of the AVref pin should be in the range $AVref \leq AVcc$.

19.7.5   Notes on Board Design

In board design, digital circuitry and analog circuitry should be as mutually isolated as possible, and layout in which digital circuit signal lines and analog circuit signal lines cross or are in close proximity should be avoided as far as possible. Failure to do so may result in incorrect operation of the analog circuitry due to inductance, adversely affecting A/D conversion values. Also, digital circuitry must be isolated from the analog input signals (AN0 to AN7), the analog reference voltage (AVref) and analog power supply (AVcc) by the analog ground (AVss). Also, the analog ground (AVss) should be connected at one point to a stable digital ground (Vss) on the board.

RENESAS

19.7.6   Notes on Noise Countermeasures

In order to prevent damage due to an abnormal voltage such as an excessive surge at the analog input pins (AN0 to AN7), a protection circuit should be connected between AVcc and AVss as shown in figure 19.9. Also, the bypass capacitors connected to AVcc and the filter capacitors connected to AN0 to AN7 must be connected to AVss.

When a filter capacitor is connected, the input currents at the analog input pins (AN0 to AN7) are averaged which may cause an error. Also, when A/D conversion is performed frequently, as in scan mode, if the current charged and discharged by the capacitance of the sample-and-hold circuit in the A/D converter exceeds the current input via the input impedance (R_{in}), an error will arise in the analog input pin voltage. Therefore, careful consideration is required upon deciding the circuit constants.

Figure 19.9   Example of Analog Input Protection Circuit

Table 19.6   Standard of Analog Pins

Item	Min.	Max.	Unit
Analog input capacitance	—	20	pF
Acceptable signal source impedance	—	5	kΩ

Note: Values are reference values.

Figure 19.10   Analog Input Pin Equivalent Circuit

19.7.7   Note on the Usage in Software Standby Mode

If this LSI enters software standby mode with the A/D conversion enabled, the content of the A/D converter is retained and about the same amount of analog supply current may flow as that flows when A/D conversion in progress. If the analog supply current must be reduced in software standby mode, clear the ADST bit to disable the A/D conversion.

RENESAS

Section 20   RAM

This LSI has 40 Kbytes of on-chip high-speed static RAM. The RAM is connected to the CPU by a 16-bit data bus, enabling one-state access by the CPU to both byte data and word data.

The on-chip RAM can be enabled or disabled by means of the RAME bit in the system control register (SYSCR). For details on SYSCR, see section 3.2.2, System Control Register (SYSCR).

Section 21   Flash Memory

The flash memory has the following features. Figure 21.1 shows a block diagram of the flash memory.

21.1   Features

- Size

  512 Kbytes (ROM address: H'000000 to H'07FFFF)

- Programming/erasing interface by the download of on-chip program

  This LSI has a dedicated programming/erasing program. After downloading this program to the on-chip RAM, programming/erasing can be performed by setting the argument parameter.

- Programming/erasing time

  The flash memory programming time is 1 ms (typ) in 128-byte simultaneous programming and approximately 7.8 μs per byte. The erasing time is 600 ms (typ) per 64-Kbyte block.

- Number of programming

  The number of flash memory programming can be up to 100 times at the minimum. (The value ranged from 1 to 100 is guaranteed.)

- Three on-board programming modes

  — Boot mode

    This mode is a program mode that uses an on-chip SCI interface. The user MAT and user boot MAT can be programmed. This mode can automatically adjust the bit rate between host and this LSI.

  — User program mode

    The user MAT can be programmed by using the optional interface.

  — User boot mode

    The user boot program of the optional interface can be made and the user MAT can be programmed.

- Programming/erasing protection

  Sets protection against flash memory programming/erasing via hardware, software, or error protection.

- Programmer mode

  This mode uses the PROM programmer. The user MAT and user boot MAT can be programmed.

RENESAS

Figure 21.1   Block Diagram of Flash Memory

The figure contains the following elements:

- Internal address bus
- Internal data bus (16 bits)
- Module bus
- Flash memory block containing:
  - FCCS
  - FPCS
  - FECS
  - FKEY
  - FMATS
  - FTDAR
  - Control unit
  - Memory MAT unit
    - User MAT: 512 Kbytes
    - User boot MAT: 16 Kbytes
- FWE pin / Mode pin → Operating mode

[Legend]
FCCS: Flash code control status register
FPCS: Flash program code select register
FECS: Flash erase code select register
FKEY: Flash key code register
FMATS: Flash MAT select register
FTDAR: Flash transfer destination address register

Note: To read from or write to the registers, the FLSHE bit in the serial timer control register (STCR) must be set to 1.

21.1.1   Operating Mode

When each mode pin and the FWE pin are set in the reset state and reset start is performed, this LSI enters each operating mode as shown in figure 21.2.

- Flash memory can be read in user mode, but cannot be programmed or erased.
- Flash memory can be read, programmed, or erased on the board only in boot mode, user program mode, and user boot mode.
- Flash memory can be read, programmed, or erased by means of the PROM programmer in programmer mode.

Figure 21.2   Mode Transition of Flash Memory

21.1.2   Mode Comparison

The comparison table of programming and erasing related items about boot mode, user program mode, user boot mode, and programmer mode is shown in table 21.1.

Table 21.1   Comparison of Programming Modes

	Boot mode	User program mode	User boot mode	Programmer mode
Programming/ erasing environment	On-board	On-board	On-board	PROM programmer
Programming/ erasing enable MAT	User MAT User boot MAT	User MAT	User MAT	User MAT User boot MAT
All erasure	○ (Automatic)	○	○	○ (Automatic)
Block division erasure	○ *1	○	○	×
Program data transfer	From host via SCI	Via optional device	Via optional device	Via programmer
Reset initiation MAT	Embedded program storage MAT	User MAT	User boot MAT*2	—
Transition to user mode	Changing mode setting and reset	Changing FLSHE bit and FWE pin	Changing mode setting and reset	—

Notes: 1. All-erasure is performed. After that, the specified block can be erased.
2. Firstly, the reset vector is fetched from the embedded program storage MAT. After the flash memory related registers are checked, the reset vector is fetched from the user boot MAT.

- The user boot MAT can be programmed or erased only in boot mode and programmer mode.
- The user MAT and user boot MAT are erased in boot mode. Then, the user MAT and user boot MAT can be programmed by means of the command method. However, the contents of the MAT cannot be read until this state.
  Only user boot MAT is programmed and the user MAT is programmed in user boot mode or only user MAT is programmed because user boot mode is not used.
- The boot operation of the optional interface can be performed by the mode pin setting different from user program mode in user boot mode.

RENESAS

21.1.3   Flash Memory MAT Configuration

This LSI's flash memory is configured by the 16-Kbyte user boot MAT and 512-Kbyte user MAT.

The start address is allocated to the same address in the user MAT and user boot MAT. Therefore, when the program execution or data access is performed between two MATs, the MAT must be switched by using FMATS.

The user MAT or user boot MAT can be read in all modes. However, the user boot MAT can be programmed only in boot mode and programmer mode.

Figure 21.3   Flash Memory Configuration

The size of the user MAT is different from that of the user boot MAT. An address which exceeds the size of the 16-Kbyte user boot MAT should not be accessed. If the attempt is made, data is read as undefined value.

21.1.4   Block Division

The user MAT is divided into seven 64-Kbyte blocks, one 32-Kbyte block, and eight 4-Kbyte blocks as shown in figure 21.4. The user MAT can be erased in this divided-block units, and the erase-block number of EB0 to EB15 is specified when erasing. Programming is performed in 128-byte units starting at the addresses whose lowest-order byte is H'00 or H'80.

EB0 Erase unit: 4 kbytes	H'000000	H'000001	H'000002	←Programming unit: 128 bytes→	H'00007F
	H'000F80	H'000F81	H'000F82	– – – – – – – – – – – – –	H'000FFF
EB1 Erase unit: 4 kbytes	H'001000	H'001001	H'001002	←Programming unit: 128 bytes→	H'00107F
	H'001F80	H'001F81	H'001F82	– – – – – – – – – – – – –	H'001FFF
EB2 Erase unit: 4 kbytes	H'002000	H'002001	H'002002	←Programming unit: 128 bytes→	H'00207F
	H'002F80	H'002F81	H'002F82	– – – – – – – – – – – – –	H'002FFF
EB3 Erase unit: 4 kbytes	H'003000	H'003001	H'003002	←Programming unit: 128 bytes→	H'00307F
	H'003F80	H'003F81	H'003F82	– – – – – – – – – – – – –	H'003FFF
EB4 Erase unit: 4 kbytes	H'004000	H'004001	H'004002	←Programming unit: 128 bytes→	H'00407F
	H'004F80	H'004F81	H'004F82	– – – – – – – – – – – – –	H'004FFF
EB5 Erase unit: 4 kbytes	H'005000	H'005001	H'005002	←Programming unit: 128 bytes→	H'00507F
	H'005F80	H'005F81	H'005F82	– – – – – – – – – – – – –	H'005FFF
EB6 Erase unit: 4 kbytes	H'006000	H'006001	H'006002	←Programming unit: 128 bytes→	H'00607F
	H'006F80	H'006F81	H'006F82	– – – – – – – – – – – – –	H'006FFF
EB7 Erase unit: 4 kbytes	H'007000	H'007001	H'007002	←Programming unit: 128 bytes→	H'00707F
	H'007F80	H'007F81	H'007F82	– – – – – – – – – – – – –	H'007FFF
EB8 Erase unit: 32 kbytes	H'008000	H'008001	H'008002	←Programming unit: 128 bytes→	H'00807F
	H'00FF80	H'00FF81	H'00FF82	– – – – – – – – – – – – –	H'00FFFF
EB9 Erase unit: 64 kbytes	H'010000	H'010001	H'010002	←Programming unit: 128 bytes→	H'01007F
	H'01FF80	H'01FF81	H'01FF82	– – – – – – – – – – – – –	H'01FFFF
EB10 Erase unit: 64 kbytes	H'020000	H'020001	H'020002	←Programming unit: 128 bytes→	H'02007F
	H'02FF80	H'02FF81	H'02FF82	– – – – – – – – – – – – –	H'02FFFF
EB11 Erase unit: 64 kbytes	H'030000	H'030001	H'030002	←Programming unit: 128 bytes→	H'03007F
	H'03FF80	H'03FF81	H'03FF82	– – – – – – – – – – – – –	H'03FFFF
EB12 Erase unit: 64 kbytes	H'040000	H'04F001	H'04F002	←Programming unit: 128 bytes→	H'04F07F
	H'04FF80	H'04FF81	H'04FF82	– – – – – – – – – – – – –	H'04FFFF
EB13 Erase unit: 64 kbytes	H'050000	H'050001	H'050002	←Programming unit: 128 bytes→	H'05007F
	H'05FF80	H'05FF81	H'05FF82	– – – – – – – – – – – – –	H'05FFFF
EB14 Erase unit: 64 kbytes	H'060000	H'060001	H'060002	←Programming unit: 128 bytes→	H'06007F
	H'06FF80	H'06FF81	H'06FF82	– – – – – – – – – – – – –	H'06FFFF
EB15 Erase unit: 64 kbytes	H'070000	H'070001	H'070002	←Programming unit: 128 bytes→	H'07007F
	H'07FF80	H'07FF81	H'07FF82	– – – – – – – – – – – – –	H'07FFFF

Figure 21.4   Block Division of User MAT

21.1.5   Programming/Erasing Interface

Programming/erasing is executed by downloading the on-chip program to the on-chip RAM and specifying the program address/data and erase block by using the interface register/parameter.

The procedure program is made by the user in user program mode and user boot mode. An overview of the procedure is given as follows. For details, see section 21.4.2, User Program Mode.

Figure 21.5   Overview of User Procedure Program

1. Selection of on-chip program to be downloaded

   For programming/erasing execution, the FLSHE bit in STCR must be set to 1 to transition to user program mode.

   This LSI has programming/erasing programs which can be downloaded to the on-chip RAM. The on-chip program to be downloaded is selected by setting the corresponding bits in the programming/erasing interface register. The address of the programming destination is specified by the flash transfer destination address register (FTDAR).

2. Download of on-chip program

The on-chip program is automatically downloaded by setting the flash key code register (FKEY) and the SCO bit in the flash code control status register (FCCS), which are programming/erasing interface registers.

The flash memory is replaced to the embedded program storage area when downloading. Since the flash memory cannot be read when programming/erasing, the procedure program, which is working from download to completion of programming/erasing, must be executed in the space other than the flash memory to be programmed/erased (for example, on-chip RAM).

Since the result of download is returned to the programming/erasing interface parameter, whether the normal download is executed or not can be confirmed.

3. Initialization of programming/erasing

The operating frequency is set before execution of programming/erasing. This setting is performed by using the programming/erasing interface parameter.

4. Programming/erasing execution

For programming/erasing execution, the FLSHE bit in STCR and the FWE pin must be set to 1 to transition to user program mode.

The program data/programming destination address is specified in 128-byte units when programming.

The block to be erased is specified in erase-block units when erasing.

These specifications are set by using the programming/erasing interface parameter and the on-chip program is initiated. The on-chip program is executed by using the JSR or BSR instruction and performing the subroutine call of the specified address in the on-chip RAM. The execution result is returned to the programming/erasing interface parameter.

The area to be programmed must be erased in advance when programming flash memory.

All interrupts are prohibited during programming and erasing. Interrupts must be masked within the user system.

5. When programming/erasing is executed consecutively

When the processing is not ended by the 128-byte programming or one-block erasure, the program address/data and erase-block number must be updated and consecutive programming/erasing is required.

Since the downloaded on-chip program is left in the on-chip RAM after the processing, download and initialization are not required when the same processing is executed consecutively.

21.2   Input/Output Pins

Table 21.2 shows the flash memory pin configuration.

Table 21.2   Pin Configuration

Pin Name	Input/Output	Function
$\overline{\text{RES}}$	Input	Reset
FWE	Input	Flash memory programming/erasing enable pin
$\overline{\text{MD2}}$	Input	Sets operating mode of this LSI
MD1	Input	Sets operating mode of this LSI
MD0	Input	Sets operating mode of this LSI
TxD1	Output	Serial transmit data output (used in boot mode)
RxD1	Input	Serial receive data input (used in boot mode)

21.3   Register Descriptions

The registers/parameters which control flash memory are shown in the following. To read from or write to these registers/parameters, the FLSHE bit in the serial timer control register (STCR) must be set to 1. For details on STCR, see section 3.2.3, Serial Timer Control Register (STCR).

- Flash code control status register (FCCS)
- Flash program code select register (FPCS)
- Flash erase code select register (FECS)
- Flash key code register (FKEY)
- Flash MAT select register (FMATS)
- Flash transfer destination address register (FTDAR)
- Download pass/fail result (DPFR)
- Flash pass/fail result (FPFR)
- Flash multipurpose address area (FMPAR)
- Flash multipurpose data destination area (FMPDR)
- Flash erase Block select (FEBS)
- Flash programming/erasing frequency control (FPEFEQ)

There are several operating modes for accessing flash memory, for example, read mode/program mode.

RENESAS

There are two memory MATs: user MAT and user boot MAT. The dedicated registers/parameters are allocated for each operating mode and MAT selection. The correspondence of operating modes and registers/parameters for use is shown in table 21.3.

Table 21.3   Register/Parameter and Target Mode

		Download	Initiali-zation	Program-ming	Erasure	Read
Programming/ Erasing Interface Register	FCCS	○	—	—	—	—
	FPCS	○	—	—	—	—
	FECS	○	—	—	—	—
	FKEY	○	—	○	○	—
	FMATS	—	—	○ *[1]	○ *[1]	○ *[2]
	FTDAR	○	—	—	—	—
Programming/ Erasing Interface Parameter	DPFR	○	—	—	—	—
	FPFR	—	○	○	○	—
	FPEFEQ	—	○	—	—	—
	FMPAR	—	—	○	—	—
	FMPDR	—	—	○	—	—
	FEBS	—	—	—	○	—

Notes: 1. The setting is required when programming or erasing user MAT in user boot mode.
   2. The setting may be required according to the combination of initiation mode and read target MAT.

21.3.1   Programming/Erasing Interface Register

The programming/erasing interface registers are as described below. They are all 8-bit registers that can be accessed in byte. These registers are initialized at a reset or in hardware standby mode.

- Flash Code Control Status Register (FCCS)

FCCS is configured by bits which request the monitor of the FWE pin state and error occurrence during programming or erasing flash memory and the download of on-chip program.

Bit	Bit Name	Initial Value	R/W	Description
7	FWE	1/0	R	Flash Program Enable
				Monitors the signal level input to the FWE pin and enables or disables programming/erasing flash memory.
				0: Programming/erasing disabled
				1: Programming/erasing enabled
6, 5	—	All 0	R/W	Reserved
				The initial value should not be changed.

Bit	Bit Name	Initial Value	R/W	Description
4	FLER	0	R	Flash Memory Error
				Indicates an error occurs during programming and erasing flash memory. When FLER is set to 1, flash memory enters the error protection state.
				When FLER is set to 1, high voltage is applied to the internal flash memory. To reduce the damage to flash memory, the reset must be released after the reset period of 100 μs which is longer than normal.
				0: Flash memory operates normally. Programming/erasing protection for flash memory (error protection) is invalid.
				[Clearing condition]
				• At a reset or in hardware standby mode
				1: An error occurs during programming/erasing flash memory. Programming/erasing protection for flash memory (error protection) is valid.
				[Setting conditions]
				• When an interrupt, such as NMI, occurs during programming/erasing flash memory.
				• When the flash memory is read during programming/erasing flash memory (including a vector read or an instruction fetch).
				• When the SLEEP instruction is executed during programming/erasing flash memory (including software-standby mode)
				• When a bus master other than the CPU, such as the DTC, gets bus mastership during programming/erasing flash memory.

Bit	Bit Name	Initial Value	R/W	Description
3	WEINTE	0	R/W	Program/Erase Enable
				Modifies the space for the interrupt vector table, when interrupt vector data is not read successfully during programming/erasing flash memory or switching between a user MAT and a user boot MAT. When this bit is set to 1, interrupt vector data is read from address spaces H'FFE080 to H'FFE0FF (on-chip RAM space), instead of from address spaces H'000000 to H'00007F (up to vector number 31). Therefore, make sure to set the vector table in the on-chip RAM space before setting this bit to 1.
				The interrupt exception handling on and after vector number 32 should not be used because the correct vector is not read, resulting in the CPU runaway.
				0: The space for the interrupt vector table is not modified. When interrupt vector data is not read successfully, the operation for the interrupt exception handling cannot be guaranteed. An occurrence of any interrupts should be masked.
				1: The space for the interrupt vector table is modified. Even when interrupt vector data is not read successfully, the interrupt exception handling up to vector number 31 is enabled.
2, 1	—	All 0	R/W	Reserved
				The initial value should not be changed.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
0	SCO	0	(R)/W*	Source Program Copy Operation
				Requests the on-chip programming/erasing program to be downloaded to the on-chip RAM.
				When this bit is set to 1, the on-chip program which is selected by FPCS/FECS is automatically downloaded in the on-chip RAM specified by FTDAR.
				In order to set this bit to 1, H′A5 must be written to FKEY and this operation must be executed in the on-chip RAM.
				Four NOP instructions must be executed immediately after setting this bit to 1.
				Since this bit is cleared to 0 when download is completed, this bit cannot be read as 1.
				All interrupts must be disabled. This should be made in the user system.
				0: Download of the on-chip programming/erasing program to the on-chip RAM is not executed.
				[Clearing condition] When download is completed
				1: Request that the on-chip programming/erasing program is downloaded to the on-chip RAM is occurred.
				[Setting conditions] When all of the following conditions are satisfied and 1 is set to this bit
				• H'A5 is written to FKEY
				• During execution in the on-chip RAM

Note: * This bit is a write only bit. This bit is always read as 0.

- Flash Program Code Select Register (FPCS)

FPCS selects the on-chip programming program to be downloaded.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R/W	Reserved
				The initial value should not be changed.
0	PPVS	0	R/W	Program Pulse Verify
				Selects the programming program.
				0: On-chip programming program is not selected.
				[Clearing condition] When transfer is completed
				1: On-chip programming program is selected.

- Flash Erase Code Select Register (FECS)

FECS selects download of the on-chip erasing program.

Bit	Bit Name	Initial Value	R/W	Description
7 to 1	—	All 0	R/W	Reserved
				The initial value should not be changed.
0	EPVB	0	R/W	Erase Pulse Verify Block
				Selects the erasing program.
				0: On-chip erasing program is not selected.
				[Clearing condition] When transfer is completed
				1: On-chip erasing program is selected.

RENESAS

- Flash Key Code Register (FKEY)

FKEY is a register for software protection that enables download of on-chip program and programming/erasing of flash memory. Before setting the SCO bit to 1 in order to download on-chip program or executing the downloaded programming/erasing program, these processing cannot be executed if the key code is not written.

Bit	Bit Name	Initial Value	R/W	Description
7	K7	0	R/W	Key Code
6	K6	0	R/W	Only when H'A5 is written, writing to the SCO bit is valid. When the value other than H'A5 is written to FKEY, 1 cannot be set to the SCO bit. Therefore downloading to the on-chip RAM cannot be executed.
5	K5	0	R/W	
4	K4	0	R/W	
3	K3	0	R/W	Only when H'5A is written, programming/erasing can be executed. Even if the on-chip programming/erasing program is executed, the flash memory cannot be programmed or erased when the value other than H'5A is written to FKEY.
2	K2	0	R/W	
1	K1	0	R/W	
0	K0	0	R/W	
				H'A5: Writing to the SCO bit is enabled. (The SCO bit cannot be set by the value other than H'A5.)
				H'5A: Programming/erasing is enabled. (The value other than H'A5 is in software protection state.)
				H'00: Initial value

RENESAS

• Flash MAT Select Register (FMATS)

FMATS specifies whether user MAT or user boot MAT is selected.

Bit	Bit Name	Initial Value	R/W	Description
7	MS7	0/1*	R/W	MAT Select
6	MS6	0	R/W	These bits are in user-MAT selection state when the value other than H'AA is written and in user-boot-MAT selection state when H'AA is written.
5	MS5	0/1*	R/W	
4	MS4	0	R/W	The MAT is switched by writing the value in FMATS.
3	MS3	0/1*	R/W	When the MAT is switched, follow section 21.6, Switching between User MAT and User Boot MAT. (The user boot MAT cannot be programmed in user program mode if user boot MAT is selected by FMATS. The user boot MAT must be programmed in boot mode or in programmer mode.)
2	MS2	0	R/W	
1	MS1	0/1*	R/W	
0	MS0	0	R/W	
				H'AA: The user boot MAT is selected (in user-MAT selection state when the value of these bits are other than H'AA)
				Initial value when these bits are initiated in user boot mode.
				H'00: Initial value when these bits are initiated in a mode except for user boot mode (in user-MAT selection state)
				[Programmable condition] These bits are in the execution state in the on-chip RAM.

Note: *   Set to 1 when in user boot mode, otherwise set to 0.

RENESAS

- Flash Transfer Destination Address Register (FTDAR)

FTDAR is a register that specifies the address to download an on-chip program. This register must be specified before setting the SCO bit in FCCS to 1.

Bit	Bit Name	Initial Value	R/W	Description
7	TDER	0	R/W	Transfer Destination Address Setting Error
				This bit is set to 1 when the address specified by bits TDA6 to TDA0, which is the start address to download an on-chip program, is over the range. Whether or not the range specified by bits TDA6 to TDA0 is within the range of H'00 to H'03 is determined when an on-chip program is downloaded by setting the SCO bit in FCCS to 1. Make sure that this bit is cleared to 0 before setting the SCO bit to 1 and the value specified by TDA6 to TDA0 is within the range of H'00 to H'03.
				0: The value specified by bits TDA6 to TDA0 is within the range.
				1: The value specified by is TDA6 to TDA0 is over the range (H'04 to H'FF) and the download is stopped.
6	TDA6	0	R/W	Transfer Destination Address
5	TDA5	0	R/W	Specifies the start address to download an on-chip program. H'00 to H'03 can be specified as the start address in the on-chip RAM space.
4	TDA4	0	R/W	
3	TDA3	0	R/W	H'00: H'FFE080 is specified as a start address to download an on-chip program.
2	TDA2	0	R/W	
1	TDA1	0	R/W	H'01: H'FF0800 is specified as a start address to download an on-chip program.
0	TDA0	0	R/W	
				H'02: H'FF1800 is specified as a start address to download an on-chip program.
				H'03: H'FF8800 is specified as a start address to download an on-chip program.
				H'04 to H'FF: Setting prohibited. Specifying this value sets the TDER bit to 1 and stops the download.

RENESAS

21.3.2   Programming/Erasing Interface Parameter

The programming/erasing interface parameter specifies the operating frequency, storage place for program data, programming destination address, and erase block and exchanges the processing result for the downloaded on-chip program. This parameter uses the general registers of the CPU (ER0 and ER1) or the on-chip RAM area. The initial value is undefined at a reset or in hardware standby mode.

When download, initialization, or on-chip program is executed, registers of the CPU except for R0L are stored. The return value of the processing result is written in R0L. Since the stack area is used for storing the registers except for R0L, the stack area must be saved at the processing start. (A maximum size of a stack area to be used is 128 bytes.)

The programming/erasing interface parameter is used in the following four items.

1. Download control
2. Initialization before programming or erasing
3. Programming
4. Erasing

These items use different parameters. The correspondence table is shown in table 21.4. The meaning of the bits in FPFR varies in each processing program: initialization, programming, or erasure. For details, see descriptions of FPFR for each process.

RENESAS

Table 21.4   Parameters and Target Modes

Name of Parameter	Abbrevia-tion	Down Load	Initializa-tion	Program-ming	Erasure	R/W	Initial Value	Alloca-tion
Download pass/fail result	DPFR	○	—	—	—	R/W	Undefined	On-chip RAM*
Flash pass/fail result	FPFR	—	○	○	○	R/W	Undefined	R0L of CPU
Flash programming/ erasing frequency control	FPEFEQ	—	○	—	—	R/W	Undefined	ER0 of CPU
Flash multipurpose address area	FMPAR	—	—	○	—	R/W	Undefined	ER1 of CPU
Flash multipurpose data destination area	FMPDR	—	—	○	—	R/W	Undefined	ER0 of CPU
Flash erase block select	FEBS	—	—	—	○	R/W	Undefined	R0L of CPU

Note: *   A single byte of the start address to download an on-chip program, which is specified by FTDAR

(1)   Download Control

The on-chip program is automatically downloaded by setting the SCO bit to 1. The on-chip RAM area to be downloaded is the 3-Kbyte area starting from the address specified by FTDAR.

Download control is set by the program/erase interface registers, and the DPFR parameter indicates the return value.

(a)   Download pass/fail result parameter (DPFR: single byte of start address specified by FTDAR)

This parameter indicates the return value of the download result. The value of this parameter can be used to determine if downloading is executed or not. Since the confirmation whether the SCO bit is set to 1 is difficult, the certain determination must be performed by writing the single byte of the start address specified by FTDAR to the value other than the return value of download (for example, H'FF) before the download start (before setting the SCO bit to 1).

Bit	Bit Name	Initial Value	R/W	Description
7 to 3	—	—	—	Unused
				Return 0
2	SS	—	R/W	Source Select Error Detect
				Only one type for the on-chip program which can be downloaded can be specified. When more than two types of the program are selected, the program is not selected, or the program is selected without mapping, error is occurred.
				0: Download program can be selected normally
				1: Download error is occurred (multi-selection or program which is not mapped is selected)
1	FK	—	R/W	Flash Key Register Error Detect
				Returns the check result whether the value of FKEY is set to H'A5.
				0: KEY setting is normal (FKEY = H'A5)
				1: Setting value of FKEY becomes error (FKEY = value other than H'A5)

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
0	SF	—	R/W	Success/Fail
				Returns the result whether download is ended normally or not. The determination result whether program that is downloaded to the on-chip RAM is read back and then transferred to the on-chip RAM is returned.
				0: Downloading on-chip program is ended normally (no error)
				1: Downloading on-chip program is ended abnormally (error occurs)

RENESAS

(2)   Programming/Erasing Initialization

The on-chip programming/erasing program to be downloaded includes the initialization program.

The specified period pulse must be applied when programming or erasing. The specified pulse width is made by the method in which wait loop is configured by the CPU instruction. The operating frequency of the CPU must be set.

The initial program is set as a parameter of the programming/erasing program which has downloaded these settings.

(a)   Flash programming/erasing frequency parameter (FPEFEQ: general register ER0 of CPU)

This parameter sets the operating frequency of the CPU. The settable range of the operating frequency in this LSI is 20 to 34 MHz.

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	—	—	Unused
				This bit should be cleared to 0.
15 to 0	F15 to F0	—	R/W	Frequency Set
				Set the operating frequency of the CPU. With the PLL multiplication function, set the frequency multiplied. The setting value must be calculated as the following methods.
				1. The operating frequency which is shown in MHz units must be rounded in a number to three decimal places and be shown in a number of two decimal places.
				2. The value multiplied by 100 is converted to the binary digit and is written to the FPEFEQ parameter (general register ER0).
				For example, when the operating frequency of the CPU is 33.000 MHz, the value is as follows.
				1. The number to three decimal places of 34.000 is rounded and the value is thus 34.00.
				2. The formula that $34.00 \times 100 = 3400$ is converted to the binary digit and B'0000,1101,0100,1000 (H'0D48) is set to ER0.

RENESAS

(b)   Flash pass/fail parameter (FPFR: general register R0L of CPU)

This parameter indicates the return value of the initialization result.

Bit	Bit Name	Initial Value	R/W	Description
7 to 2	—	—	—	Unused
				Return 0
1	FQ	—	R/W	Frequency Error Detect
				Returns the check result whether the specified operating frequency of the CPU is in the range of the supported operating frequency.
				0: Setting of operating frequency is normal
				1: Setting of operating frequency is abnormal
0	SF	—	R/W	Success/Fail
				Indicates whether initialization is completed normally.
				0: Initialization is ended normally (no error)
				1: Initialization is ended abnormally (error occurs)

(3)   Programming Execution

When flash memory is programmed, the programming destination address on the user MAT must be passed to the programming program in which the program data is downloaded.

1. The start address of the programming destination on the user MAT must be stored in a general register ER1. This parameter is called as flash multipurpose address area parameter (FMPAR).

   Since the program data is always in units of 128 bytes, the lower eight bits (A7 to A0) must be H'00 or H'80 as the boundary of the programming start address on the user MAT.
2. The program data for the user MAT must be prepared in the consecutive area. The program data must be in the consecutive space which can be accessed by using the MOV.B instruction of the CPU and in other than the flash memory space.

   When data to be programmed does not satisfy 128 bytes, the 128-byte program data must be prepared by filling with the dummy code H'FF.

   The start address of the area in which the prepared program data is stored must be stored in a general register ER0. This parameter is called as flash multipurpose data destination area parameter (FMPDR).

For details on the program processing procedure, see section 21.4.2, User Program Mode.

RENESAS

(a)   Flash multipurpose address area parameter (FMPAR: general register ER1 of CPU)

This parameter stores the start address of the programming destination on the user MAT.

When the address in the area other than flash memory space is set, an error occurs.

The start address of the programming destination must be at the 128-byte boundary. If this boundary condition is not satisfied, an error occurs. The error occurrence is indicated by the WA bit (bit 1) in FPFR.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	MOA31 to MOA0	—	R/W	Store the start address of the programming destination on the user MAT. The consecutive 128-byte programming is executed starting from the specified start address of the user MAT. Therefore, the specified programming start address becomes a 128-byte boundary and MOA6 to MOA0 are always 0.

(b)   Flash multipurpose data destination parameter (FMPDR: general register ER0 of CPU):

This parameter stores the start address in the area which stores the data to be programmed in the user MAT. When the storage destination of the program data is in flash memory, an error occurs. The error occurrence is indicated by the WD bit in FPFR.

Bit	Bit Name	Initial Value	R/W	Description
31 to 0	MOD31 to MOD0	—	R/W	Store the start address of the area which stores the program data for the user MAT. The consecutive 128-byte data is programmed to the user MAT starting from the specified start address.

(c)   Flash pass/fail parameter (FPFR: general register R0L of CPU)

This parameter indicates the return value of the program processing result.

Bit	Bit Name	Initial Value	R/W	Description
7	—	—	—	Unused
				Return 0.

Bit	Bit Name	Initial Value	R/W	Description
6	MD	—	R/W	Programming Mode Related Setting Error Detect
				Returns the check result that a high level signal is input to the FWE pin and the error protection state is not entered. When the low level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The state can be confirmed with the FWE and FLER bits in FCCS. For conditions to enter the error protection state, see section 21.5.3, Error Protection.
				0: FWE and FLER settings are normal (FWE = 1, FLER = 0)
				1: Programming cannot be performed (FWE = 0 or FLER = 1)
5	EE	—	R/W	Programming Execution Error Detect
				1 is returned to this bit when the specified data could not be written because the user MAT was not erased. If this bit is set to 1, there is a high possibility that the user MAT is partially rewritten. In this case, after removing the error factor, erase the user MAT.
				If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when programming is performed. In this case, both the user MAT and user boot MAT are not rewritten. Programming of the user boot MAT should be performed in boot mode or programmer mode.
				0: Programming has ended normally
				1: Programming has ended abnormally (programming result is not guaranteed)
4	FK	—	R/W	Flash Key Register Error Detect
				Returns the check result of the value of FKEY before the start of the programming processing.
				0: FKEY setting is normal (FKEY = H'5A)
				1: FKEY setting is error (FKEY = value other than H'5A)
3	—	—	—	Unused
				Returns 0.

Bit	Bit Name	Initial Value	R/W	Description
2	WD	—	R/W	Write Data Address Detect
				When the address in the flash memory area is specified as the start address of the storage destination of the program data, an error occurs.
				0: Setting of write data address is normal
				1: Setting of write data address is abnormal
1	WA	—	R/W	Write Address Error Detect
				When the following items are specified as the start address of the programming destination, an error occurs.
				• When the programming destination address in the area other than flash memory is specified
				• When the specified address is not in a 128-byte boundary. (The lower eight bits of the address are other than H'00 and H'80.)
				0: Setting of programming destination address is normal
				1: Setting of programming destination address is abnormal
0	SF	—	R/W	Success/Fail
				Indicates whether the program processing is ended normally or not.
				0: Programming is ended normally (no error)
				1: Programming is ended abnormally (error occurs)

RENESAS

(4)   Erasure Execution

When flash memory is erased, the erase-block number on the user MAT must be passed to the erasing program which is downloaded. This is set to the FEBS parameter (general register ER0).

One block is specified from the block number 0 to 15.

For details on the erasing processing procedure, see section 21.4.2, User Program Mode.

(a)   Flash erase block select parameter (FEBS: general register ER0 of CPU)

This parameter specifies the erase-block number.

Bit	Bit Name	Initial Value	R/W	Description
31 to 16	—	—	—	Unused
				These bits should be cleared to H'0.
15	EB15	—	R/W	Erase Block
14	EB14	—	R/W	Set the erase-block number in the range from 0 to 15. 0
13	EB13	—	R/W	corresponds to the EB0 block, and 15 corresponds to
12	EB12	—	R/W	the EB15 block.
11	EB11	—	R/W	
10	EB10	—	R/W	
9	EB9	—	R/W	
8	EB8	—	R/W	
7	EB7	—	R/W	
6	EB6	—	R/W	
5	EB5	—	R/W	
4	EB4	—	R/W	
3	EB3	—	R/W	
2	EB2	—	R/W	
1	EB1	—	R/W	
0	EB0	—	R/W	

(b)   Flash pass/fail parameter (FPFR: general register R0L of CPU)

This parameter returns value of the erasing processing result.

Bit	Bit Name	Initial Value	R/W	Description
7	—	—	—	Unused
				Return 0.
6	MD	—	R/W	Programming Mode Related Setting Error Detect
				Returns the check result that a high level signal is input to the FWE pin and the error protection state is not entered. When the low level signal is input to the FWE pin or the error protection state is entered, 1 is written to this bit. The state can be confirmed with the FWE and FLER bits in FCCS. For conditions to enter the error protection state, see section 21.5.3, Error Protection.
				0: FWE and FLER settings are normal (FWE = 1, FLER = 0)
				1: Programming cannot be performed (FWE = 0 or FLER = 1)
5	EE	—	R/W	Erasure Execution Error Detect
				1 is returned to this bit when the user MAT could not be erased or when flash-memory related register settings are partially changed. If this bit is set to 1, there is a high possibility that the user MAT is partially erased. In this case, after removing the error factor, erase the user MAT. If FMATS is set to H'AA and the user boot MAT is selected, an error occurs when erasure is performed. In this case, both the user MAT and user boot MAT are not erased. Erasing of the user boot MAT should be performed in boot mode or programmer mode.
				0: Erasure has ended normally
				1: Erasure has ended abnormally (erasure result is not guaranteed)
4	FK	—	R/W	Flash Key Register Error Detect
				Returns the check result of FKEY value before start of the erasing processing.
				0: FKEY setting is normal (FKEY = H'5A)
				1: FKEY setting is error (FKEY = value other than H'5A)

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
3	EB	—	R/W	Erase Block Select Error Detect
				Returns the check result whether the specified erase-block number is in the block range of the user MAT.
				0: Setting of erase-block number is normal
				1: Setting of erase-block number is abnormal
2, 1	—	—	—	Unused
				Return 0.
0	SF	—	R/W	Success/Fail
				Indicates whether the erasing processing is ended normally or not.
				0: Erasure is ended normally (no error)
				1: Erasure is ended abnormally (error occurs)

21.4   On-Board Programming Mode

When the pin is set in on-board programming mode and the reset start is executed, the on-board programming state that can program/erase the on-chip flash memory is entered. On-board programming mode has three operating modes: boot mode, user program mode, and user boot mode.

For details of the pin setting for entering each mode, see table 21.5. For details of the state transition of each mode for flash memory, see figure 21.2.

Table 21.5   Setting On-Board Programming Mode

Mode Setting	FWE	$\overline{\text{MD2}}$	MD1	MD0	NMI
Boot mode	1	0	0	0	1
User program mode	1*	1	1	0	0/1
User boot mode	1	0	0	0	0

Note: *   Before downloading the programming/erasing programs, the FLSHE bit must be set to 1 to transition to user program mode.

21.4.1   Boot Mode

Boot mode executes programming/erasing user MAT and user boot MAT by means of the control command and program data transmitted from the host using the on-chip SCI. The tool for transmitting the control command and program data must be prepared in the host. The SCI communication mode is set to asynchronous mode. When reset start is executed after this LSI's pin is set in boot mode, the boot program in the microcomputer is initiated. After the SCI bit rate is automatically adjusted, the communication with the host is executed by means of the control command method.

The system configuration diagram in boot mode is shown in figure 21.6. For details on the pin setting in boot mode, see table 21.5. The NMI and other interrupts are ignored in boot mode. However, the NMI and other interrupts should be disabled in the user system.

Figure 21.6   System Configuration in Boot Mode

(1)   SCI Interface Setting by Host

When boot mode is initiated, this LSI measures the low period of asynchronous SCI-communication data (H'00), which is transmitted consecutively by the host. The SCI transmit/receive format is set to 8-bit data, 1 stop bit, and no parity. This LSI calculates the bit rate of transmission by the host by means of the measured low period and transmits the bit adjustment end sign (1 byte of H'00) to the host. The host must confirm that this bit adjustment end sign (H'00) has been received normally and transmits 1 byte of H'55 to this LSI. When reception is not executed normally, boot mode is initiated again (reset) and the operation described above must be executed. The bit rate between the host and this LSI is not matched by the bit rate of transmission by the host and system clock frequency of this LSI. To operate the SCI normally, the transfer bit rate of the host must be set to 9,600 bps or 19,200 bps.

The system clock frequency, which can automatically adjust the transfer bit rate of the host and the bit rate of this LSI, is shown in table 21.6. Boot mode must be initiated in the range of this system clock.

Figure 21.7   Automatic-Bit-Rate Adjustment Operation of SCI

Table 21.6   System Clock Frequency for Automatic-Bit-Rate Adjustment by This LSI

Bit Rate of Host	System Clock Frequency
9,600 bps	20 to 34 MHz
19,200 bps	

(2)   State Transition Diagram

The overview of the state transition diagram after boot mode is initiated is shown in figure 21.8.

1. Bit rate adjustment

    After boot mode is initiated, the bit rate of the SCI interface is adjusted with that of the host.

2. Waiting for inquiry set command

    For inquiries about user-MAT size and configuration, MAT start address, and support state, the required information is transmitted to the host.

3. Automatic erasure of all user MAT and user boot MAT

    After inquiries have finished, all user MAT and user boot MAT are automatically erased.

4. Waiting for programming/erasing command

    — When the program preparation notice is received, the state for waiting program data is entered. The programming start address and program data must be transmitted following the programming command. When programming is finished, the programming start address must be set to H'FFFFFFFF and transmitted. Then the state for waiting program data is returned to the state of programming/erasing command wait.

    — When the erasure preparation notice is received, the state for waiting erase-block data is entered. The erase-block number must be transmitted following the erasing command. When the erasure is finished, the erase-block number must be set to H'FF and transmitted. Then the state for waiting erase-block data is returned to the state for waiting programming/erasing command. The erasure must be used when the specified block is programmed without a reset start after programming is executed in boot mode. When programming can be executed by only one operation, all blocks are erased before the state for waiting programming/erasing/other command is entered. The erasing operation is not required.

    — There are many commands other than programming/erasing. Examples are sum check, blank check (erasure check), and memory read of the user MAT/user boot MAT and acquisition of current status information.

Note that memory read of the user MAT/user boot MAT can only read the programmed data after all user MAT/user boot MAT has automatically been erased.

RENESAS

Figure 21.8   Overview of Boot Mode State Transition Diagram

21.4.2   User Program Mode

The user MAT can be programmed/erased in user program mode. (The user boot MAT cannot be programmed/erased.)

Programming/erasing is executed by downloading the program in the microcomputer.

The overview flow is shown in figure 21.9.

High voltage is applied to internal flash memory during the programming/erasing processing. Therefore, transition to reset or hardware standby must not be executed. Doing so may damage or destroy flash memory. If reset is executed accidentally, reset must be released after the reset input period of 100 µs which is longer than normal.

```
┌─────────────────────────────────────────────────────────────────────────────┐
│  ╭──────────────────╮   1. Make sure that the program data will not overlap the download │
│  │ Programming/erasing │      destination specified by FTDAR.                            │
│  │      start          │                                                                 │
│  ╰──────────────────╯                                                                    │
│           │                                                                              │
│  ┌──────────────────┐   2. The FWE bit is set to 1 by inputting a high level signal to the FWE │
│  │ When programming,  │      pin.                                                         │
│  │ program data is prepared │                                                             │
│  └──────────────────┘                                                                    │
│           │                                                                              │
│  ┌──────────────────┐   3. Programming/erasing is executed only in the on-chip RAM.      │
│  │ Programming/erasing │      However, if program data is in a consecutive area and can be │
│  │ procedure program is │      accessed by the MOV.B instruction of the CPU like RAM or    │
│  │ transferred to the on-chip │ ROM, the program data can be in an external space.         │
│  │ RAM and executed    │                                                                 │
│  └──────────────────┘                                                                    │
│           │                                                                              │
│  ╭──────────────────╮   4. After programming/erasing is finished, input a low level signal to │
│  │ Programming/erasing │      the FWE pin and transfer to the hardware protection state. │
│  │      end            │                                                                 │
│  ╰──────────────────╯                                                                    │
└─────────────────────────────────────────────────────────────────────────────┘
```

Figure 21.9   Programming/Erasing Overview Flow

(1)   On-chip RAM Address Map when Programming/Erasing is Executed

Parts of the procedure program that are made by the user, like download request, programming/erasing procedure, and determination of the result, must be executed in the on-chip RAM. The on-chip program that is to be downloaded is all in the on-chip RAM. Note that area in the on-chip RAM must be controlled so that these parts do not overlap.

Figure 21.10 shows the program area to be downloaded.

Figure 21.10   RAM Map When Programming/Erasing is Executed

(2) Programming Procedure in User Program Mode

The procedures for download, initialization, and programming are shown in figure 21.11.

Figure 21.11   Programming Procedure

The procedure program must be executed in an area other than the flash memory to be programmed. Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in the on-chip RAM.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 21.4.4, Procedure Program and Storable Area for Programming Data.

The following description assumes the area to be programmed on the user MAT is erased and program data is prepared in the consecutive area. When erasing is not executed, erasing is executed before writing.

128-byte programming is performed in one program processing. When more than 128-byte programming is performed, programming destination address/program data parameter is updated in 128-byte units and programming is repeated.

When less than 128-byte programming is performed, data must total 128 bytes by adding the invalid data. If the dummy data to be added is H'FF, the program processing period can be shortened.

1. Select the on-chip program to be downloaded and specify a download destination

   When the PPVS bit of FPCS is set to 1, the programming program is selected. Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is returned to the SS bit in DPFR. The start address of a download destination is specified by FTDAR.

2. Program H'A5 in FKEY

   If H'A5 is not written to FKEY for protection, 1 cannot be set to the SCO bit for download request.

3. 1 is set to the SCO bit of FCCS and then download is executed.

   To set 1 to the SCO bit, the following conditions must be satisfied.

   — H'A5 is written to FKEY.

   — The SCO bit writing is executed in the on-chip RAM.

   When the SCO bit is set to 1, download is started automatically. When the SCO bit is returned to the user procedure program, the SCO is cleared to 0. Therefore, the SCO bit cannot be confirmed to be 1 in the user procedure program.

   The download result can be confirmed only by the return value of DPFR. Before the SCO bit is set to 1, incorrect determination must be prevented by setting the one byte of the start address (to be used as DPFR) specified by FTDAR to a value other than the return value (e.g. H'FF).

   When download is executed, particular interrupt processing, which is accompanied by the bank switch as described below, is performed as an internal microcomputer processing. Four NOP instructions are executed immediately after the instructions that set the SCO bit to 1.

   — The user-MAT space is switched to the on-chip program storage area.

   — After the selection condition of the download program and the FTDAR setting are checked, the transfer processing to the on-chip RAM specified by FTDAR is executed.

   — The SCO bit in FCCS is cleared to 0.

   — The return value is set to the DPFR parameter.

— After the on-chip program storage area is returned to the user-MAT space, the user procedure program is returned.

— In the download processing, the values of general registers of the CPU are held.

— In the download processing, any interrupts are not accepted. However, interrupt requests are held. Therefore, when the user procedure program is returned, the interrupts occur.

— When the level-detection interrupt requests are to be held, interrupts must be input until the download is ended.

— When hardware standby mode is entered during download processing, the normal download cannot be guaranteed in the on-chip RAM. Therefore, download must be executed again.

— Since a stack area of 128 bytes at the maximum is used, the area must be allocated before setting the SCO bit to 1.

— If a flash memory access by the DTC signal is requested during downloading, the operation cannot be guaranteed. Therefore, an access request by the DTC signal must not be generated.

4. FKEY is cleared to H'00 for protection.

5. The value of the DPFR parameter must be checked and the download result must be confirmed.

— Check the value of the DPFR parameter (one byte of start address of the download destination specified by FTDAR). If the value is H'00, download has been performed normally. If the value is not H'00, the source that caused download to fail can be investigated by the description below.

— If the value of the DPFR parameter is the same as before downloading (e.g. H'FF), the address setting of the download destination in FTDAR may be abnormal. In this case, confirm the setting of the TDER bit (bit 7) in FTDAR.

— If the value of the DPFR parameter is different from before downloading, check the SS bit (bit 2) and the FK bit (bit 1) in the DPFR parameter to ensure that the download program selection and FKEY setting were normal, respectively.

6. The operating frequency is set in the FPEFEQ parameter for initialization.

— The current frequency of the CPU clock is set to the FPEFEQ parameter value (general register ER0).
The settable range of the FPEFEQ parameter is 21 to 34 MHz. When the frequency is set to out of this range, an error is returned to the FPFR parameter of the initialization program and initialization is not performed. For details on the frequency setting, see the description in 21.3.2 (2) (a), Flash programming/erasing frequency parameter (FPEFEQ: general register ER0 of CPU).

RENESAS

7. Initialization

When a programming program is downloaded, the initialization program is also downloaded to the on-chip RAM. There is an entry point of the initialization program in the area from the start address specified by FTDAR + 32 bytes of the on-chip RAM. The subroutine is called and initialization is executed by using the following steps.

```
MOV.L   #DLTOP+32,ER2          ; Set entry address to ER2
JSR     @ER2                   ; Call initialization routine
NOP
```

— The general registers other than R0L are held in the initialization program.
— R0L is a return value of the FPFR parameter.
— Since the stack area is used in the initialization program, 128-byte stack area at the maximum must be allocated in RAM.
— Interrupts can be accepted during the execution of the initialization program. The program storage area and stack area in the on-chip RAM and register values must not be destroyed.

8. The return value in the initialization program, FPFR (general register R0L) is determined.

9. All interrupts and the use of a bus master other than the CPU are prohibited.
The specified voltage is applied for the specified time when programming or erasing. If interrupts occur or the bus mastership is moved to other than the CPU during this time, the voltage for more than the specified time will be applied and flash memory may be damaged. Therefore, interrupts and bus mastership to other than the CPU, such as to the DTC, are prohibited.

To disable interrupts, bit 7 (I) in the condition code register (CCR) of the CPU should be set to B'1 in interrupt control mode 0 or bits 7 and 6 (I and UI) should be set to B'11 in interrupt control mode 1. Interrupts other than NMI are held and not executed.

The NMI interrupts must be masked within the user system.

The interrupts that are held must be executed after all program processing.

When the bus mastership is moved to other than the CPU, such as to the DTC, the error protection state is entered. Therefore, taking bus mastership by the DTC is prohibited.

10. FKEY must be set to H'5A and the user MAT must be prepared for programming.

11. The parameter which is required for programming is set.

   The start address of the programming destination of the user MAT (FMPAR) is set to general register ER1. The start address of the program data area (FMPDR) is set to general register ER0.

   — Example of the FMPAR setting

      FMPAR specifies the programming destination address. When an address other than one in the user MAT area is specified, even if the programming program is executed, programming is not executed and an error is returned to the return value parameter FPFR. Since the unit is 128 bytes, the lower eight bits of the address must be H'00 or H'80 as the boundary of 128 bytes.

   — Example of the FMPDR setting

      When the storage destination of the program data is flash memory, even if the program execution routine is executed, programming is not executed and an error is returned to the FPFR parameter. In this case, the program data must be transferred to the on-chip RAM and then programming must be executed.

12. Programming

   There is an entry point of the programming program in the area from the start address specified by FTDAR + 16 bytes of the on-chip RAM. The subroutine is called and programming is executed by using the following steps.

```
MOV.L    #DLTOP+16,ER2        ; Set entry address to ER2
JSR      @ER2                 ; Call programming routine
NOP
```

   — The general registers other than R0L are held in the programming program.
   — R0L is a return value of the FPFR parameter.
   — Since the stack area is used in the programming program, a stack area of 128 bytes at the maximum must be allocated in RAM.

13. The return value in the programming program, FPFR (general register R0L) is determined.

14. Determine whether programming of the necessary data has finished.
   If more than 128 bytes of data are to be programmed, specify FMPAR and FMPDR in 128-byte units, and repeat steps 12 to 14. Increment the programming destination address by 128 bytes and update the programming data pointer correctly. If an address which has already been programmed is written to again, not only will a programming error occur, but also flash memory will be damaged.

RENESAS

15. After programming finishes, clear FKEY and specify software protection.
If this LSI is restarted by a reset immediately after user MAT programming has finished,
secure the reset period (period of $\overline{\text{RES}}$ = 0) of 100 μs which is longer than normal.

(3)   Erasing Procedure in User Program Mode

The procedures for download, initialization, and erasing are shown in figure 21.12.

Figure 21.12   Erasing Procedure

The procedure program must be executed in an area other than the user MAT to be erased.
Especially the part where the SCO bit in FCCS is set to 1 for downloading must be executed in the
on-chip RAM.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user
MAT, and external space) is shown in section 21.4.4, Procedure Program and Storable Area for
Programming Data.

For the downloaded on-chip program area, refer to the RAM map for programming/erasing in figure 21.10.

A single divided block is erased by one erasing processing. For block divisions, refer to figure 21.4. To erase two or more blocks, update the erase block number and perform the erasing processing for each block.

1. Select the on-chip program to be downloaded

    Set the EPVB bit in FECS to 1.

    Several programming/erasing programs cannot be selected at one time. If several programs are set, download is not performed and a download error is reported to the SS bit in the DPFR parameter.

    Specify the start address of a download destination by FTDAR.

    The procedures to be carried out after setting FKEY, e.g. download and initialization, are the same as those in the programming procedure. For details, refer to section 21.4.2 (2), Programming Procedure in User Program Mode.

    The procedures after setting parameters for erasing programs are as follows:

2. Set the FEBS parameter necessary for erasure

    Set the erase block number of the user MAT in the flash erase block select parameter FEBS (general register ER0). If a value other than an erase block number of the user MAT is set, no block is erased even though the erasing program is executed, and an error is returned to the return value parameter FPFR.

3. Erasure

    Similar to as in programming, there is an entry point of the erasing program in the area from the start address of a download destination specified by FTDAR + 16 bytes of on-chip RAM. The subroutine is called and erasing is executed by using the following steps.

    ```
    MOV.L    #DLTOP+16,ER2          ; Set entry address to ER2
    JSR      @ER2                    ; Call erasing routine
    NOP
    ```

    - The general registers other than R0L are held in the erasing program.
    - R0L is a return value of the FPFR parameter.
    - Since the stack area is used in the erasing program, a stack area of 128 bytes at the maximum must be allocated in RAM.

4. The return value in the erasing program, FPFR (general register R0L) is determined.

5. Determine whether erasure of the necessary blocks has completed.

    If more than one block is to be erased, update the FEBS parameter and repeat steps 2 to 5. Blocks that have already been erased can be erased again.

6. After erasure completes, clear FKEY and specify software protection.

    If this LSI is restarted by a reset immediately after user MAT erasure has completed, secure the reset period (period of $\overline{RES} = 0$) of 100 μs which is longer than normal.

(4)   Erasing and Programming Procedure in User Program Mode

By changing the on-chip RAM address of the download destination in FTDAR, the erasing program and programming program can be downloaded to separate on-chip RAM areas.

Figure 21.13 shows a repeating procedure of erasing and programming.

Figure 21.13   Repeating Procedure of Erasing and Programming

In the above procedure, download and initialization are performed only once at the beginning.

In this kind of operation, note the following:

- Be careful not to damage on-chip RAM with overlapped settings.

  In addition to the erasing program area and programming program area, areas for the user procedure programs, work area, and stack area are reserved in on-chip RAM. Do not make settings that will overwrite data in these areas.

- Be sure to initialize both the erasing program and programming program.

  Initialization by setting the FPEFEQ parameter must be performed for both the erasing program and the programming program. Initialization must be executed for both entry addresses: (download start address for erasing program) + 32 bytes and (download start address for programming program) + 32 bytes.

RENESAS

21.4.3   User Boot Mode

This LSI has user boot mode which is initiated with different mode pin settings than those in boot mode or user program mode. User boot mode is a user-arbitrary boot mode, unlike boot mode that uses the on-chip SCI.

Only the user MAT can be programmed/erased in user boot mode. Programming/erasing of the user boot MAT is only enabled in boot mode or programmer mode.

(1)   User Boot Mode Initiation

For the mode pin settings to start up user boot mode, see table 21.5.

When the reset start is executed in user boot mode, the built-in check routine runs. The user MAT and user boot MAT states are checked by this check routine.

While the check routine is running, NMI and all other interrupts cannot be accepted.

Next, processing starts from the execution start address of the reset vector in the user boot MAT. At this point, H′AA is set to FMATS because the execution MAT is the user boot MAT.

(2)   User MAT Programming in User Boot Mode

For programming the user MAT in user boot mode, additional processing made by setting FMATS are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after programming completes.

Figure 21.14 shows the procedure for programming the user MAT in user boot mode.

Figure 21.14 Procedure for Programming User MAT in User Boot Mode

The difference between the programming procedures in user program mode and user boot mode is whether the MAT is switched or not as shown in figure 21.14.

In user boot mode, the user boot MAT can be seen in the flash memory space with the user MAT hidden in the background. The user MAT and user boot MAT are switched only while the user MAT is being programmed. Because the user boot MAT is hidden while the user MAT is being programmed, the procedure program must be located in an area other than flash memory. After programming completes, switch the MATs again to return to the first state.

MAT switching is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed, and if an interrupt occurs, from which MAT the interrupt vector is

RENESAS

read is undetermined. Perform MAT switching in accordance with the description in section 21.6, Switching between User MAT and User Boot MAT.

Except for MAT switching, the programming procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 21.4.4, Procedure Program and Storable Area for Programming Data.

(3)   User MAT Erasing in User Boot Mode

For erasing the user MAT in user boot mode, additional processing made by setting FMATS are required: switching from user-boot-MAT selection state to user-MAT selection state, and switching back to user-boot-MAT selection state after erasing completes.

Figure 21.15 shows the procedure for erasing the user MAT in user boot mode.

Figure 21.15   Procedure for Erasing User MAT in User Boot Mode

The difference between the erasing procedures in user program mode and user boot mode depends on whether the MAT is switched or not as shown in figure 21.15.

MAT switching is enabled by writing a specific value to FMATS. However note that while the MATs are being switched, the LSI is in an unstable state, e.g. access to a MAT is not allowed until MAT switching is completed, and if an interrupt occurs, from which MAT the interrupt vector is read is undetermined. Perform MAT switching in accordance with the description in section 21.6, Switching between User MAT and User Boot MAT.

Except for MAT switching, the erasing procedure is the same as that in user program mode.

The area that can be executed in the steps of the user procedure program (on-chip RAM, user MAT, and external space) is shown in section 21.4.4, Procedure Program and Storable Area for Programming Data.

21.4.4   Procedure Program and Storable Area for Programming Data

In the descriptions in the previous section, the programming/erasing procedure programs and storable areas for program data are assumed to be in the on-chip RAM. However, the program and the data can be stored in and executed from other areas, such as part of flash memory which is not to be programmed or erased, or somewhere in the external address space.

(1)   Conditions that Apply to Programming/Erasing

1. The on-chip programming/erasing program is downloaded from the address in the on-chip RAM specified by FTDAR, therefore, this area is not available for use.
2. The on-chip programming/erasing program will use 128 bytes at the maximum as a stack. So, make sure that this area is secured.
3. Download by setting the SCO bit to 1 will lead to switching of the MAT. If, therefore, this operation is used, it should be executed from the on-chip RAM.
4. The flash memory is accessible until the start of programming or erasing, that is, until the result of downloading has been determined. When in a mode in which the external address space is not accessible, such as single-chip mode, the required procedure programs, NMI handling vector and NMI handler should be transferred to the on-chip RAM before programming/erasing of the flash memory starts.
5. The flash memory is not accessible during programming/erasing operations, therefore, the operation program is downloaded to the on-chip RAM to be executed. The NMI-handling vector and programs such as that which activate the operation program, and NMI handler should thus be stored in on-chip memory other than flash memory or the external address space.
6. After programming/erasing, the flash memory should be inhibited until FKEY is cleared. The reset state ($\overline{\text{RES}} = 0$) must be in place for more than 100 μs when the LSI mode is changed to reset on completion of a programming/erasing operation.

    Transitions to the reset state, and hardware standby mode are inhibited during programming/erasing. When the reset signal is accidentally input to the chip, a longer period in the reset state than usual (100 μs) is needed before the reset signal is released.
7. Switching of the MATs by FMATS should be needed when programming/erasing of the user boot MAT is operated in user-boot mode. The program which switches the MATs should be executed from the on-chip RAM. See section 21.6, Switching between User MAT and User Boot MAT. Please make sure you know which MAT is selected when switching between them.
8. When the data storable area indicated by programming parameter FMPDR is within the flash memory area, an error will occur even when the data stored is normal. Therefore, the data

should be transferred to the on-chip RAM to place the address that FMPDR indicates in an area other than the flash memory.

In consideration of these conditions, there are three factors; operating mode, the bank structure of the user MAT, and operations.

The areas in which the programming data can be stored for execution are shown in tables.

Table 21.7   Executable MAT

| | Initiated Mode | |
Operation	User Program Mode	User Boot Mode*
Programming	Table 21.8 (1)	Table 21.8 (3)
Erasing	Table 21.8 (2)	Table 21.8 (4)

Note: *   Programming/Erasing is possible to user MATs.

Table 21.8 (1)   Useable Area for Programming in User Program Mode

Item	Storable /Executable Area			Selected MAT	
	On-chip RAM	User MAT	External Space (Expanded Mode)	User MAT	Embedded Program Storage Area
Storage Area for Program Data	○	×*	○	—	—
Operation for Selection of On-chip Program to be Downloaded	○	○	○	○	
Operation for Writing H'A5 to FKEY	○	○	○	○	
Execution of Writing SCO = 1 to FCCS (Download)	○	×	×		○
Operation for FKEY Clear	○	○	○	○	
Determination of Download Result	○	○	○	○	
Operation for Download Error	○	○	○	○	
Operation for Settings of Initial Parameter	○	○	○	○	
Execution of Initialization	○	×	×	○	
Determination of Initialization Result	○	○	○	○	
Operation for Initialization Error	○	○	○	○	
NMI Handling Routine	○	×	○	○	
Operation for Inhibit of Interrupt	○	○	○	○	
Operation for Writing H'5A to FKEY	○	○	○	○	
Operation for Settings of Program Parameter	○	×	○	○	

RENESAS

	Storable /Executable Area			Selected MAT	
Item	**On-chip RAM**	**User MAT**	**External Space (Expanded Mode)**	**User MAT**	**Embedded Program Storage Area**
Execution of Programming	○	×	×	○	
Determination of Program Result	○	×	○	○	
Operation for Program Error	○	×	○	○	
Operation for FKEY Clear	○	×	○	○	

Note: ∗   Transferring the data to the on-chip RAM enables this area to be used.

RENESAS

Table 21.8 (2)   Useable Area for Erasure in User Program Mode

| Item | Storable /Executable Area | | | Selected MAT | |
	On-chip RAM	User MAT	External Space (Expanded Mode)	User MAT	Embedded Program Storage Area
Operation for Selection of On-chip Program to be Downloaded	○	○	○	○	
Operation for Writing H'A5 to FKEY	○	○	○	○	
Execution of Writing SCO = 1 to FCCS (Download)	○	×	×		○
Operation for FKEY Clear	○	○	○	○	
Determination of Download Result	○	○	○	○	
Operation for Download Error	○	○	○	○	
Operation for Settings of Initial Parameter	○	○	○	○	
Execution of Initialization	○	×	×	○	
Determination of Initialization Result	○	○	○	○	
Operation for Initialization Error	○	○	○	○	
NMI Handling Routine	○	×	○	○	
Operation for Inhibit of Interrupt	○	○	○	○	
Operation for Writing H'5A to FKEY	○	○	○	○	
Operation for Settings of Erasure Parameter	○	×	○	○	
Execution of Erasure	○	×	×	○	
Determination of Erasure Result	○	×	○	○	

RENESAS

Item	Storable /Executable Area			Selected MAT	
	On-chip RAM	User MAT	External Space (Expanded Mode)	User MAT	Embedded Program Storage Area
Operation for Erasure Error	○	×	○	○	
Operation for FKEY Clear	○	×	○	○	

Table 21.8 (3)   Useable Area for Programming in User Boot Mode

Item	Storable/Executable Area				Selected MAT	
	On-chip RAM	User Boot MAT	External Space (Expanded Mode)	User MAT	User Boot MAT	Embedded Program Storage Area
Storage Area for Program Data	○	×*[1]	○	—	—	—
Operation for Selection of On-chip Program to be Downloaded	○	○	○		○	
Operation for Writing H'A5 to FKEY	○	○	○		○	
Execution of Writing SCO = 1 to FCCS (Download)	○	×	×			○
Operation for FKEY Clear	○	○	○		○	
Determination of Download Result	○	○	○		○	
Operation for Download Error	○	○	○		○	
Operation for Settings of Initial Parameter	○	○	○		○	
Execution of Initialization	○	×	×		○	
Determination of Initialization Result	○	○	○		○	
Operation for Initialization Error	○	○	○		○	
NMI Handling Routine	○	×	○		○	
Operation for Interrupt Inhibit	○	○	○		○	
Switching MATs by FMATS	○	×	×	○		
Operation for Writing H'5A to FKEY	○	×	○	○		

RENESAS

Item	Storable/Executable Area			Selected MAT		
	On-chip RAM	User Boot MAT	External Space (Expanded Mode)	User MAT	User Boot MAT	Embedded Program Storage Area
Operation for Settings of Program Parameter	○	×	○	○		
Execution of Programming	○	×	×	○		
Determination of Program Result	○	×	○	○		
Operation for Program Error	○	×*2	○	○		
Operation for FKEY Clear	○	×	○	○		
Switching MATs by FMATS	○	×	×		○	

Notes: 1. Transferring the data to the on-chip RAM enables this area to be used.
2. Switching FMATS by a program in the on-chip RAM enables this area to be used.

Table 21.8 (4)   **Useable Area for Erasure in User Boot Mode**

Item	Storable/Executable Area				Selected MAT	
	On-chip RAM	User Boot MAT	External Space (Expanded Mode)	User MAT	User Boot MAT	Embedded Program Storage Area
Operation for Selection of On-chip Program to be Downloaded	○	○	○		○	
Operation for Writing H'A5 to FKEY	○	○	○		○	
Execution of Writing SCO = 1 to FCCS (Download)	○	×	×			○
Operation for FKEY Clear	○	○	○		○	
Determination of Download Result	○	○	○		○	
Operation for Download Error	○	○	○		○	
Operation for Settings of Initial Parameter	○	○	○		○	
Execution of Initialization	○	×	×		○	
Determination of Initialization Result	○	○	○		○	
Operation for Initialization Error	○	○	○		○	
NMI Handling Routine	○	×	○		○	
Operation for Interrupt Inhibit	○	○	○		○	
Switching MATs by FMATS	○	×	×		○	
Operation for Writing H'5A to FKEY	○	×	○	○		

RENESAS

| Item | Storable/Executable Area | | | | Selected MAT | |
	On-chip RAM	User Boot MAT	External Space (Expanded Mode)	User MAT	User Boot MAT	Embedded Program Storage Area
Operation for Settings of Erasure Parameter	○	×	○	○		
Execution of Erasure	○	×	×	○		
Determination of Erasure Result	○	×	○	○		
Operation for Erasure Error	○	×*	○	○		
Operation for FKEY Clear	○	×	○	○		
Switching MATs by FMATS	○	×	×	○		

Note: *   Switching FMATS by a program in the on-chip RAM enables this area to be used.

21.5   Protection

There are three kinds of flash memory program/erase protection: hardware, software, and error protection.

21.5.1   Hardware Protection

Programming and erasing of flash memory is forcibly disabled or suspended by hardware protection. In this state, the downloading of an on-chip program and initialization are possible. However, an activated program for programming or erasure cannot program or erase locations in a user MAT, and the error in programming/erasing is reported in the parameter FPFR.

RENESAS

Table 21.9   Hardware Protection

Item	Description	Function to be Protected	
		Download	Program/Erase
FWE pin protection	• When a low level signal is input to the FWE pin, the FWE bit in FCCS is cleared and the program/erase-protected state is entered.	—	○
Reset/standby protection	• The program/erase interface registers are initialized in the reset state (including a reset by the WDT) and standby mode and the program/erase-protected state is entered. • The reset state will not be entered by a reset using the $\overline{\text{RES}}$ pin unless the $\overline{\text{RES}}$ pin is held low until oscillation has stabilized after power is initially supplied. In the case of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the RES pulse width that is specified in the section on AC characteristics section. If a reset is input during programming or erasure, data values in the flash memory are not guaranteed. In this case, execute erasure and then execute program again.	○	○

21.5.2   Software Protection

Software protection is set up in any of two ways: by disabling the downloading of on-chip programs for programming and erasing and by means of a key code.

Table 21.10 Software Protection

Item	Description	Function to be Protected	
		Download	Program/Erase
Protection by the SCO bit	• The program/erase-protected state is entered by clearing the SCO bit in FCCS which disables the downloading of the programming/erasing programs.	○	○
Protection by the FKEY register	• Downloading and programming/erasing are disabled unless the required key code is written in FKEY. Different key codes are used for downloading and for programming/erasing.	○	○

21.5.3   Error Protection

Error protection is a mechanism for aborting programming or erasure when an error occurs, in the form of the microcomputer entering runaway during programming/erasing of the flash memory or operations that are not according to the established procedures for programming/erasing. Aborting programming or erasure in such cases prevents damage to the flash memory due to excessive programming or erasing.

If the microcomputer malfunctions during programming/erasing of the flash memory, the FLER bit in the FCCS register is set to 1 and the error-protection state is entered, and this aborts the programming or erasure.

The FLER bit is set in the following conditions:

1. When an interrupt such as NMI occurs during programming/erasing.
2. When the flash memory is read during programming/erasing (including a vector read or an instruction fetch).
3. When a SLEEP instruction (including software-standby mode) is executed during programming/erasing.

RENESAS

4. When a bus master other than the CPU, such as the DTC, gets bus mastership during programming/erasing.

Error protection is cancelled only by a reset or by hardware-standby mode. Note that the reset should be released after the reset period of 100 μs which is longer than normal. Since high voltages are applied during programming/erasing of the flash memory, some voltage may remain after the error-protection state has been entered. For this reason, it is necessary to reduce the risk of damage to the flash memory by extending the reset period so that the charge is released.

The state-transition diagram in figure 21.16 shows transitions to and from the error-protection state.

Figure 21.16   Transitions to Error-Protection State

21.6   Switching between User MAT and User Boot MAT

It is possible to alternate between the user MAT and user boot MAT. However, the following procedure is required because these MATs are allocated to address 0.
(Switching to the user boot MAT disables programming and erasing. Programming of the user boot MAT should take place in boot mode or programmer mode.)

1. MAT switching by FMATS should always be executed from the on-chip RAM.
2. To ensure that the MAT that has been switched to is accessible, execute four NOP instructions in the on-chip RAM immediately after writing to FMATS of the on-chip RAM (this prevents access to the flash memory during MAT switching).
3. If an interrupt has occurred during switching, there is no guarantee of which memory MAT is being accessed. Always mask the maskable interrupts before switching between MATs. In addition, configure the system so that NMI interrupts do not occur during MAT switching.
4. After the MATs have been switched, take care because the interrupt vector table will also have been switched. If interrupt processing is to be the same before and after MAT switching, transfer the interrupt-processing routines to the on-chip RAM and set the WEINTE bit in FCCS to place the interrupt-vector table in the on-chip RAM.
5. Memory sizes of the user MAT and user boot MAT are different. When accessing the user boot MAT, do not access addresses above the top of its 16-Kbyte memory space. If access goes beyond the 16-Kbyte space, the values read are undefined.

Figure 21.17   Switching between the User MAT and User Boot MAT

21.7   Programmer Mode

Along with its on-board programming mode, this LSI also has a programmer mode as a further mode for the programming and erasing of programs and data. In the programmer mode, a general-purpose PROM programmer can freely be used to write programs to the on-chip ROM. Program/erase is possible on the user MAT and user boot MAT[1]. The PROM programmer must support microcomputers with 256 or 512-Kbyte flash memory as a device type[2].

A status-polling system is adopted for operation in automatic program, automatic erase, and status-read modes. In the status-read mode, details of the system's internal signals are output after execution of automatic programming or automatic erasure. In programmer mode, provide a 12-MHz input-clock signal.

Notes: 1. For the PROM programmer and the version of its program, see the instruction manuals for socket adapter.
2. In this LSI, set the programming voltage of the PROM programmer to 3.3 V.

21.8 Serial Communication Interface Specification for Boot Mode

Initiating boot mode enables the boot program to communicate with the host by using the internal SCI. The serial communication interface specification is shown below.

(1) Status

The boot program has three states.

1. Bit-Rate-Adjustment State

   In this state, the boot program adjusts the bit rate to communicate with the host. Initiating boot mode enables starting of the boot program and entry to the bit-rate-adjustment state. The program receives the command from the host to adjust the bit rate. After adjusting the bit rate, the program enters the inquiry/selection state.

2. Inquiry/Selection State

   In this state, the boot program responds to inquiry commands from the host. The device name, clock mode, and bit rate are selected. After selection of these settings, the program is made to enter the programming/erasing state by the command for a transition to the programming/erasing state. The program transfers the libraries required for erasure to the on-chip RAM and erases the user MATs and user boot MATs before the transition.

3. Programming/erasing state

   Programming and erasure by the boot program take place in this state. The boot program is made to transfer the programming/erasing programs to the RAM by commands from the host. Sum checks and blank checks are executed by sending these commands from the host.

These boot program states are shown in figure 21.18.

RENESAS

Figure 21.18   Boot Program States

(2)   Bit-Rate-Adjustment State

The bit rate is calculated by measuring the period of transfer of a low-level byte (H'00) from the host. The bit rate can be changed by the command for a new bit rate selection. After the bit rate has been adjusted, the boot program enters the inquiry and selection state. The bit-rate-adjustment sequence is shown in figure 21.19.

Figure 21.19   Bit-Rate-Adjustment Sequence

(3)   Communications Protocol

After adjustment of the bit rate, the protocol for communications between the host and the boot program is as shown below.

1. 1-byte commands and 1-byte responses

    These commands and responses are comprised of a single byte. These are consists of the inquiries and the ACK for successful completion.

2. n-byte commands or n-byte responses

    These commands and responses are comprised of n bytes of data. These are selections and responses to inquiries.

    The amount of programming data is not included under this heading because it is determined in another command.

3. Error response

    The error response is a response to inquiries. It consists of an error response and an error code and comes two bytes.

4. Programming of 128 bytes

The size is not specified in commands. The size of n is indicated in response to the programming unit inquiry.

5. Memory read response

This response consists of 4 bytes of data.

Figure 21.20   Communication Protocol Format

- Command (1 byte): Commands including inquiries, selection, programming, erasing, and checking
- Response (1 byte): Response to an inquiry
- Size (1 byte): The amount of data for transmission excluding the command, amount of data, and checksum
- Checksum (1 byte): The checksum is calculated so that the total of all values from the command byte to the SUM byte becomes H′00.
- Data (n bytes): Detailed data of a command or response
- Error response (1 byte): Error response to a command
- Error code (1 byte): Type of the error
- Address (4 bytes): Address for programming
- Data (n bytes): Data to be programmed (the size is indicated in the response to the programming unit inquiry.)

- Size (4 bytes): 4-byte response to a memory read

(4)   Inquiry and Selection States

The boot program returns information from the flash memory in response to the host's inquiry commands and sets the device code, clock mode, and bit rate in response to the host's selection command.

Inquiry and selection commands are listed below.

Table 21.11 Inquiry and Selection Commands

Command	Command Name	Description
H'20	Supported Device Inquiry	Inquiry regarding device codes
H'10	Device Selection	Selection of device code
H'21	Clock Mode Inquiry	Inquiry regarding numbers of clock modes and values of each mode
H'11	Clock Mode Selection	Indication of the selected clock mode
H'22	Multiplication Ratio Inquiry	Inquiry regarding the number of frequency-multiplied clock types, the number of multiplication ratios, and the values of each multiple
H'23	Operating Clock Frequency Inquiry	Inquiry regarding the maximum and minimum values of the main clock and peripheral clocks
H'24	User Boot MAT Information Inquiry	Inquiry regarding the number of user boot MATs and the start and last addresses of each MAT
H'25	User MAT Information Inquiry	Inquiry regarding the a number of user MATs and the start and last addresses of each MAT
H'26	Block for Erasing Information Inquiry	Inquiry regarding the number of blocks and the start and last addresses of each block
H'27	Programming Unit Inquiry	Inquiry regarding the unit of programming data
H'3F	New Bit Rate Selection	Selection of new bit rate
H'40	Transition to Programming/Erasing State	Erasing of user MAT and user boot MAT, and entry to programming/erasing state
H'4F	Boot Program Status Inquiry	Inquiry into the operated status of the boot program

RENESAS

The selection commands, which are device selection (H'10), clock mode selection (H'11), and new bit rate selection (H'3F), should be sent from the host in that order. These commands will certainly be needed. When two or more selection commands are sent at once, the last command will be valid.

All of these commands, except for the boot program status inquiry command (H'4F), will be valid until the boot program receives the programming/erasing transition (H'40). The host can choose the needed commands out of the commands and inquiries listed above. The boot program status inquiry command (H'4F) is valid after the boot program has received the programming/erasing transition command (H'40).

(a)   Supported Device Inquiry

The boot program will return the device codes of supported devices and the product code in response to the supported device inquiry.

Command | H'20

- Command, H'20, (1 byte): Inquiry regarding supported devices

Response

H'30		Size	Number of devices	
Number of characters		Device code		Product name
...				
SUM				

- Response, H'30, (1 byte): Response to the supported device inquiry
- Size (1 byte): Number of bytes to be transmitted, excluding the command, size, and checksum, that is, the amount of data contributes by the number of devices, characters, device codes and product names
- Number of devices (1 byte): The number of device types supported by the boot program
- Number of characters (1 byte): The number of characters in the device codes and boot program's name
- Device code (4 bytes): ASCII code of the supporting product
- Product name (n bytes): Type name of the boot program in ASCII-coded characters
- SUM (1 byte): Checksum

  The checksum is calculated so that the total number of all values from the command byte to the SUM byte becomes H'00.

(b) Device Selection

The boot program will set the supported device to the specified device code. The program will return the selected device code in response to the inquiry after this setting has been made.

Command | H'10 | Size | Device code | SUM |

- Command, H'10, (1 byte): Device selection
- Size (1 byte): Amount of device-code data
  This is fixed at 2
- Device code (4 bytes): Device code (ASCII code) returned in response to the supported device inquiry
- SUM (1 byte): Checksum

Response | H'06 |

- Response, H'06, (1 byte): Response to the device selection command
  ACK will be returned when the device code matches.

Error response | H'90 | ERROR |

- Error response, H'90, (1 byte): Error response to the device selection command
  ERROR   : (1 byte): Error code
  　　　　　　 H'11: Sum check error
  　　　　　　 H'21: Device code error, that is, the device code does not match

(c) Clock Mode Inquiry

The boot program will return the supported clock modes in response to the clock mode inquiry.

Command | H'21 |

- Command, H'21, (1 byte): Inquiry regarding clock mode

Response | H'31 | Size | Number of modes | Mode | ··· | SUM |

- Response, H'31, (1 byte): Response to the clock-mode inquiry
- Size (1 byte): Amount of data that represents the number of modes and modes
- Number of clock modes (1 byte): The number of supported clock modes
  H'00 indicates no clock mode or the device allows to read the clock mode.
- Mode (1 byte): Values of the supported clock modes (i.e. H'01 means clock mode 1.)
- SUM (1 byte): Checksum

RENESAS

(d)   Clock Mode Selection

The boot program will set the specified clock mode. The program will return the selected clock-mode information after this setting has been made.

The clock-mode selection command should be sent after the device-selection commands.

Command | H'11 | Size | Mode | SUM

- Command, H'11, (1 byte): Selection of clock mode
- Size (1 byte): Amount of data that represents the modes
- Mode (1 byte): A clock mode returned in reply to the supported clock mode inquiry.
- SUM (1 byte): Checksum

Response | H'06

- Response, H'06, (1 byte): Response to the clock mode selection command
  ACK will be returned when the clock mode matches.

Error Response | H'91 | ERROR

- Error response, H'91, (1 byte)   : Error response to the clock mode selection command
- ERROR   : (1 byte): Error code

  H'11: Checksum error

  H'22: Clock mode error, that is, the clock mode does not match.

Even if the clock mode numbers are H'00 and H'01 by a clock mode inquiry, the clock mode must be selected using these respective values.

(e)   Multiplication Ratio Inquiry

The boot program will return the supported multiplication and division ratios.

Command | H'22 |

- Command, H'22, (1 byte): Inquiry regarding multiplication ratio

Response

H'32	Size	Number of types					
Number of multiplication ratios	Multiplica-tion ratio	...					
...							
SUM							

- Response, H'32, (1 byte): Response to the multiplication ratio inquiry
- Size (1 byte): The amount of data that represents the number of clock sources and multiplication ratios and the multiplication ratios
- Number of types (1 byte): The number of supported multiplied clock types
  (e.g. when there are two multiplied clock types, which are the main and peripheral clocks, the number of types will be H'02.)
- Number of multiplication ratios (1 byte): The number of multiplication ratios for each type
  (e.g. the number of multiplication ratios to which the main clock can be set and the peripheral clock can be set.)
- Multiplication ratio (1 byte)

  Multiplication ratio: The value of the multiplication ratio (e.g. when the clock-frequency multiplier is four, the value of multiplication ratio will be H'04.)

  Division ratio: The inverse of the division ratio, i.e. a negative number (e.g. when the clock is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)

  The number of multiplication ratios returned is the same as the number of multiplication ratios and as many groups of data are returned as there are types.
- SUM (1 byte): Checksum

RENESAS

(f)   Operating Clock Frequency Inquiry

The boot program will return the number of operating clock frequencies, and the maximum and minimum values.

Command | H'23

- Command, H'23, (1 byte): Inquiry regarding operating clock frequencies

Response

H'33	Size	Number of operating clock frequencies	
Minimum value of operating clock frequency		Maximum value of operating clock frequency	
...			
SUM			

- Response, H'33, (1 byte): Response to operating clock frequency inquiry
- Size (1 byte): The number of bytes that represents the minimum values, maximum values, and the number of frequencies.
- Number of operating clock frequencies (1 byte): The number of supported operating clock frequency types
  (e.g. when there are two operating clock frequency types, which are the main and peripheral clocks, the number of types will be H'02.)
- Minimum value of operating clock frequency (2 bytes): The minimum value of the multiplied or divided clock frequency.

  The minimum and maximum values represent the values in MHz, valid to the hundredths place of MHz, and multiplied by 100. (e.g. when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
- Maximum value (2 bytes): Maximum value among the multiplied or divided clock frequencies.

  There are as many pairs of minimum and maximum values as there are operating clock frequencies.
- SUM (1 byte): Checksum

RENESAS

(g)   User Boot MAT Information Inquiry

The boot program will return the number of user boot MATs and their addresses.

Command | H'24 |

- Command, H'24, (1 byte): Inquiry regarding user boot MAT information

Response

H'34	Size	Number of areas	
Area-start address			Area-last address
...			
SUM			

- Response, H'34, (1 byte): Response to user boot MAT information inquiry
- Size (1 byte): The number of bytes that represents the number of areas, area-start addresses, and area-last address
- Number of Areas (1 byte): The number of consecutive user boot MAT areas
  When user boot MAT areas are consecutive, the number of areas returned is H'01.
- Area-start address (4 byte): Start address of the area
- Area-last address (4 byte): Last address of the area
  There are as many groups of data representing the start and last addresses as there are areas.
- SUM (1 byte): Checksum

(h)   User MAT Information Inquiry

The boot program will return the number of user MATs and their addresses.

Command | H'25 |

- Command, H'25, (1 byte): Inquiry regarding user MAT information

Response

H'35	Size	Number of areas	
Start address area			Last address area
...			
SUM			

- Response, H'35, (1 byte): Response to the user MAT information inquiry
- Size (1 byte): The number of bytes that represents the number of areas, area-start address and area-last address
- Number of areas (1 byte): The number of consecutive user MAT areas
  When the user MAT areas are consecutive, the number of areas is H'01.
- Area-start address (4 bytes): Start address of the area

RENESAS

- Area-last address (4 bytes): Last address of the area
  There are as many groups of data representing the start and last addresses as there are areas.
- SUM (1 byte): Checksum

(i)   Erased Block Information Inquiry

The boot program will return the number of erased blocks and their addresses.

Command | H'26 |

- Command, H'26, (1 byte): Inquiry regarding erased block information

Response

H'36	Size	Number of blocks	
Block start address		Block last address	
...			
SUM			

- Response, H'36, (1 byte): Response to the number of erased blocks and addresses
- Size (three bytes): The number of bytes that represents the number of blocks, block-start addresses, and block-last addresses.
- Number of blocks (1 byte): The number of erased blocks
- Block start address (4 bytes): Start address of a block
- Block last Address (4 bytes): Last address of a block
  There are as many groups of data representing the start and last addresses as there are areas.
- SUM (1 byte): Checksum

(j)   Programming Unit Inquiry

The boot program will return the programming unit used to program data.

Command | H'27 |

- Command, H'27, (1 byte): Inquiry regarding programming unit

Response | H'37 | Size | Programming unit | SUM |

- Response, H'37, (1 byte): Response to programming unit inquiry
- Size (1 byte): The number of bytes that indicate the programming unit, which is fixed to 2
- Programming unit (2 bytes): A unit for programming
  This is the unit for reception of programming.
- SUM (1 byte): Checksum

RENESAS

(k)   New Bit-Rate Selection

The boot program will set a new bit rate and return the new bit rate.

This selection should be sent after sending the clock mode selection command.

Command

H'3F	Size	Bit rate	Input frequency
Number of multiplication ratios	Multiplication ratio 1	Multiplication ratio 2	
SUM			

- Command, H'3F, (1 byte): Selection of new bit rate
- Size (1 byte): The number of bytes that represents the bit rate, input frequency, number of multiplication ratios, and multiplication ratio
- Bit rate (2 bytes): New bit rate
  One hundredth of the value (e.g. when the value is 19200 bps, it will be 192, which is H′00C0.)
- Input frequency (2 bytes): Frequency of the clock input to the boot program
  This is valid to the hundredths place and represents the value in MHz multiplied by 100. (E.g. when the value is 20.00 MHz, it will be 2000, which is H'07D0.)
- Number of multiplication ratios (1 byte): The number of multiplication ratios to which the device can be set.
- Multiplication ratio 1 (1 byte)   : The value of multiplication or division ratios for the main operating frequency
  Multiplication ratio (1 byte): The value of the multiplication ratio (e.g. when the clock frequency is multiplied by four, the multiplication ratio will be H'04.)
  Division ratio: The inverse of the division ratio, as a negative number (e.g. when the clock frequency is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- Multiplication ratio 2 (1 byte): The value of multiplication or division ratios for the peripheral frequency
  Multiplication ratio (1 byte): The value of the multiplication ratio (e.g. when the clock frequency is multiplied by four, the multiplication ratio will be H'04.)
  (Division ratio: The inverse of the division ratio, as a negative number (E.g. when the clock is divided by two, the value of division ratio will be H'FE. H'FE = D'-2)
- SUM (1 byte): Checksum

Response

H'06

- Response, H'06, (1 byte): Response to selection of a new bit rate
  When it is possible to set the bit rate, the response will be ACK.

RENESAS

Error Response | H'BF | ERROR |

- Error response, H'BF, (1 byte): Error response to selection of new bit rate
- ERROR: (1 byte): Error code

	H'11:	Sum checking error
	H'24:	Bit-rate selection error
		The rate is not available.
	H'25:	Error in input frequency
		This input frequency is not within the specified range.
	H'26:	Multiplication-ratio error
		The ratio does not match an available ratio.
	H'27:	Operating frequency error
		The frequency is not within the specified range.

(5)   Received Data Check

The methods for checking of received data are listed below.

1. Input frequency

The received value of the input frequency is checked to ensure that it is within the range of minimum to maximum frequencies which matches the clock modes of the specified device. When the value is out of this range, an input-frequency error is generated.

2. Multiplication ratio

The received value of the multiplication ratio or division ratio is checked to ensure that it matches the clock modes of the specified device. When the value is out of this range, an multiplication-ratio error is generated.

3. Operating frequency

Operating frequency is calculated from the received value of the input frequency and the multiplication or division ratio. The input frequency is input to the LSI and the LSI is operated at the operating frequency. The expression is given below.

Operating frequency = Input frequency × Multiplication ratio, or
Operating frequency = Input frequency ÷ Division ratio

The calculated operating frequency should be checked to ensure that it is within the range of minimum to maximum frequencies which are available with the clock modes of the specified device. When it is out of this range, an operating frequency error is generated.

4.   Bit rate

To facilitate error checking, the value (n) of clock select (CKS) in the serial mode register (SMR), and the value (N) in the bit rate register (BRR), which are found from the peripheral operating clock frequency (ϕ) and bit rate (B), are used to calculate the error rate to ensure that it is less than 4%. If the error is more than 4%, a bit rate error is generated. The error is calculated using the following expression:

$$\text{Error (\%)} = \{[\frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{(2 \times n - 1)}}] - 1\} \times 100$$

When the new bit rate is selectable, the rate will be set in the register after sending ACK in response. The host will send an ACK with the new bit rate for confirmation and the boot program will response with that rate.

Confirmation | H'06 |

- Confirmation, H'06, (1 byte): Confirmation of a new bit rate

Response | H'06 |

- Response, H'06, (1 byte): Response to confirmation of a new bit rate

The sequence of new bit-rate selection is shown in figure 21.21.

Figure 21.21   New Bit-Rate Selection Sequence

(6)   Transition to Programming/Erasing State

The boot program will transfer the erasing program, and erase the user MATs and user boot MATs in that order. On completion of this erasure, ACK will be returned and will enter the programming/erasing state.

The host should select the device code, clock mode, and new bit rate with device selection, clock-mode selection, and new bit-rate selection commands, and then send the command for the transition to programming/erasing state. These procedures should be carried out before sending of the programming selection command or program data.

Command | H'40 |

- Command, H'40, (1 byte): Transition to programming/erasing state

Response | H'06 |

- Response, H'06, (1 byte): Response to transition to programming/erasing state
  The boot program will send ACK when the user MAT and user boot MAT have been erased
  by the transferred erasing program.

Error Response | H'C0 | H'51 |

- Error response, H'C0, (1 byte): Error response for user boot MAT blank check
- Error code, H'51, (1 byte): Erasing error
  An error occurred and erasure was not completed.

(7)   Command Error

A command error will occur when a command is undefined, the order of commands is incorrect, or a command is unacceptable. Issuing a clock-mode selection command before a device selection or an inquiry command after the transition to programming/erasing state command, are examples.

Error Response | H'80 | H'XX |

- Error response, H'80, (1 byte): Command error
- Command, H'XX, (1 byte): Received command

(8)   Command Order

The order for commands in the inquiry selection state is shown below.

1. A supported device inquiry (H'20) should be made to inquire about the supported devices.
2. The device should be selected from among those described by the returned information and set with a device-selection (H'10) command.
3. A clock-mode inquiry (H'21) should be made to inquire about the supported clock modes.
4. The clock mode should be selected from among those described by the returned information and set.
5. After selection of the device and clock mode, inquiries for other required information should be made, such as the multiplication-ratio inquiry (H'22) or operating frequency inquiry (H'23), which are needed for a new bit-rate selection.
6. A new bit rate should be selected with the new bit-rate selection (H'3F) command, according to the returned information on multiplication ratios and operating frequencies.
7. After selection of the device and clock mode, the information of the user boot MAT and user MAT should be made to inquire about the user boot MATs information inquiry (H'24), user MATs information inquiry (H'25), erased block information inquiry (H'26), and programming unit inquiry (H'27).
8. After making inquiries and selecting a new bit rate, issue the transition to programming/erasing state command (H'40). The boot program will then enter the programming/erasing state.

RENESAS

(9)   Programming/Erasing State

A programming selection command makes the boot program select the programming method, a 128-byte programming command makes it program the memory with data, and an erasing selection command and block erasing command make it erase the block. The programming/erasing commands are listed below.

Table 21.12 Programming/Erasing Command

Command	Command Name	Description
H'42	User boot MAT programming selection	Transfers the user boot MAT programming program
H'43	User MAT programming selection	Transfers the user MAT programming program
H'50	128-byte programming	Programs 128 bytes of data
H'48	Erasing selection	Transfers the erasing program
H'58	Block erasing	Erases a block of data
H'52	Memory read	Reads the contents of memory
H'4A	User boot MAT sum check	Checks the checksum of the user boot MAT
H'4B	User MAT sum check	Checks the checksum of the user MAT
H'4C	User boot MAT blank check	Checks whether the contents of the user boot MAT are blank
H'4D	User MAT blank check	Checks whether the contents of the user MAT are blank
H'4F	Boot program status inquiry	Inquires into the boot program's status

- Programming

  Programming is executed by a programming-selection command and a 128-byte programming command.

  Firstly, the host should send the programming-selection command and select the programming method and programming MATs. There are two programming selection commands, and selection is according to the area and method for programming.

  1. User boot MAT programming selection
  2. User MAT programming selection

  After issuing the programming selection command, the host should send the 128-byte programming command. The 128-byte programming command that follows the selection command represents the data programmed according to the method specified by the selection command. When more than 128-byte data is programmed, 128-byte commands should repeatedly be executed. Sending a 128-byte programming command with H'FFFFFFFF as the address will stop the programming. On completion of programming, the boot program will wait for selection of programming or erasing.

  Where the sequence of programming operations that is executed includes programming with another method or of another MAT, the procedure must be repeated from the programming selection command.

  The sequence for programming-selection and 128-byte programming commands is shown in figure 21.22.

Figure 21.22   Programming Sequence

(a) User boot MAT programming selection

The boot program will transfer a programming program. The data is programmed to the user boot MATs by the transferred programming program.

Command | H'42

- Command, H'42, (1 byte): User boot MAT programming selection

Response | H'06

- Response, H'06, (1 byte): Response to user boot MAT programming selection
  When the programming program has been transferred, the boot program will return ACK.

Error Response | H'C2 | ERROR

- Error response : H'C2 (1 byte): Error response to user boot MAT programming selection
- ERROR : (1 byte): Error code
  H'54: Selection processing error (transfer error occurs and processing is not completed)

- User MAT programming selection

  The boot program will transfer a program for programming. The data is programmed to the user MATs by the transferred program for programming.

Command | H'43

- Command, H'43, (1 byte): User MAT programming selection

Response | H'06

- Response, H'06, (1 byte): Response to user MAT programming selection
  When the programming program has been transferred, the boot program will return ACK.

Error Response | H'C3 | ERROR

- Error response : H'C3 (1 byte): Error response to user MAT programming selection
- ERROR : (1 byte): Error code
  H'54: Selection processing error (transfer error occurs and processing is not completed)

(b) 128-byte programming

The boot program will use the programming program transferred by the programming selection to program the user boot MATs or user MATs in response to 128-byte programming.

Command

H'50	Address						
Data	...						
...							
SUM							

RENESAS

- Command, H'50, (1 byte): 128-byte programming
- Programming Address (4 bytes): Start address for programming
  Multiple of the size specified in response to the programming unit inquiry
  (i.e. H'00, H'01, H'00, H'00 : H'010000)
- Programming Data (128 bytes): Data to be programmed
  The size is specified in the response to the programming unit inquiry.
- SUM (1 byte): Checksum

Response | H'06 |

- Response, H'06, (1 byte): Response to 128-byte programming
  On completion of programming, the boot program will return ACK.

Error Response | H'D0 | ERROR |

- Error response, H'D0, (1 byte): Error response for 128-byte programming
- ERROR: (1 byte): Error code

    H'11: Checksum Error

    H'2A: Address Error

    H'53: Programming error

      A programming error has occurred and programming cannot be continued.

The specified address should match the unit for programming of data. For example, when the
programming is in 128-byte units, the lower 8 bits of the address should be H'00 or H'80.
When there are less than 128 bytes of data to be programmed, the host should fill the rest with
H'FF.

Sending the 128-byte programming command with the address of H'FFFFFFFF will stop the
programming operation. The boot program will interpret this as the end of the programming and
wait for selection of programming or erasing.

Command | H'50 | Address | SUM |

- Command, H'50, (1 byte): 128-byte programming
- Programming Address (4 bytes): End code is H'FF, H'FF, H'FF, H'FF.
- SUM (1 byte): Checksum

Response | H'06 |

- Response, H'06, (1 byte): Response to 128-byte programming
  On completion of programming, the boot program will return ACK.

RENESAS

Error Response | H'D0 | ERROR |

- Error Response, H'D0, (1 byte): Error response for 128-byte programming
- ERROR: (1 byte): Error code
     H'11: Checksum error
     H'2A: Address error
     H'53: Programming error
          An error has occurred in programming and programming cannot be continued.

(10) Erasure

Erasure is performed with the erasure selection and block erasure command.

Firstly, erasure is selected by the erasure selection command and the boot program then erases the specified block. The command should be repeatedly executed if two or more blocks are to be erased. Sending a block-erasure command from the host with the block number H'FF will stop the erasure operating. On completion of erasing, the boot program will wait for selection of programming or erasing.

The sequences of issuing the erasure selection command and block-erasure command are shown in figure 21.23.

Figure 21.23   Erasure Sequence

(a)   Erasure Selection

The boot program will transfer the erasure program. User MAT data is erased by the transferred erasure program.

Command | H'48 |

- Command, H'48, (1 byte): Erasure selection

Response | H'06 |

- Response, H'06, (1 byte): Response for erasure selection
  After the erasure program has been transferred, the boot program will return ACK.

Error Response | H'C8 | ERROR |

- Error Response, H'C8, (1 byte): Error response to erasure selection
- ERROR: (1 byte): Error code
  H'54:   Selection processing error (transfer error occurs and processing is not completed)

(b)   Block Erasure

The boot program will erase the contents of the specified block.

Command | H'58 | Size | Block number | SUM |

- Command, H'58, (1 byte): Erasure
- Size (1 byte): The number of bytes that represents the erasure block number
  This is fixed to 1.
- Block number (1 byte): Number of the block to be erased
- SUM (1 byte): Checksum

Response | H'06 |

- Response, H'06, (1 byte): Response to Erasure
  After erasure has been completed, the boot program will return ACK.

Error Response | H'D8 | ERROR |

- Error Response, H'D8, (1 byte): Response to Erasure
- ERROR (1 byte): Error code

  H'11:   Sum check error
  H'29:   Block number error
          Block number is incorrect.
  H'51:   Erasure error
          An error has occurred during erasure.

RENESAS

On receiving block number H'FF, the boot program will stop erasure and wait for a selection command.

Command | H'58 | Size | Block number | SUM

- Command, H'58, (1 byte): Erasure
- Size, (1 byte): The number of bytes that represents the block number
  This is fixed to 1.
- Block number (1 byte): H'FF
  Stop code for erasure
- SUM (1 byte): Checksum

Response | H'06

- Response, H'06, (1 byte): Response to end of erasure (ACK)
  When erasure is to be performed after the block number H'FF has been sent, the procedure should be executed from the erasure selection command.

(11) Memory read

The boot program will return the data in the specified address.

Command | H'52 | Size | Area | Read address
| Read size | | SUM

- Command: H'52 (1 byte): Memory read
- Size (1 byte): Amount of data that represents the area, read address, and read size (fixed at 9)
- Area (1 byte)
  - H'00:   User boot MAT
  - H'01:   User MAT
    An address error occurs when the area setting is incorrect.
- Read address (4 bytes): Start address to be read from
- Read size (4 bytes): Size of data to be read
- SUM (1 byte): Checksum

Response | H'52 | Read size
| Data | ... | | | | | | |
| SUM

- Response: H'52 (1 byte): Response to memory read
- Read size (4 bytes): Size of data to be read
- Data (n bytes): Data for the read size from the read address
- SUM (1 byte): Checksum

RENESAS

Error Response | H'D2 | ERROR

- Error response: H'D2 (1 byte): Error response to memory read
- ERROR: (1 byte): Error code

  > H'11: Sum check error
  > H'2A: Address error
  > > The read address is not in the MAT.
  > H'2B: Size error
  > > The read size exceeds the MAT.

(12) User Boot MAT Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the user boot MAT, as a 4-byte value.

Command | H'4A

- Command, H'4A, (1 byte): Sum check for user-boot MAT

Response | H'5A | Size | Checksum of user boot program | SUM

- Response, H'5A, (1 byte): Response to the sum check of user-boot MAT
- Size (1 byte): The number of bytes that represents the checksum
  This is fixed to 4.
- Checksum of user boot program (4 bytes): Checksum of user boot MATs
  The total of the data is obtained in byte units.
- SUM (1 byte): Sum check for data being transmitted

(13) User MAT Sum Check

The boot program will return the byte-by-byte total of the contents of the bytes of the user MAT.

Command | H'4B

- Command, H'4B, (1 byte): Sum check for user MAT

Response | H'5B | Size | Checksum of user program | SUM

- Response, H'5B, (1 byte): Response to the sum check of the user MAT
- Size (1 byte): The number of bytes that represents the checksum
  This is fixed to 4.
- Checksum of user boot program (4 bytes): Checksum of user MATs
  The total of the data is obtained in byte units.
- SUM (1 byte): Sum check for data being transmitted

RENESAS

(14) User Boot MAT Blank Check

The boot program will check whether or not all user boot MATs are blank and return the result.

Command | H'4C |

- Command, H'4C, (1 byte): Blank check for user boot MAT

Response | H'06 |

- Response, H'06, (1 byte): Response to the blank check of user boot MAT
  If all user MATs are blank (H'FF), the boot program will return ACK.

Error Response | H'CC | H'52 |

- Error Response, H'CC, (1 byte): Response to blank check for user boot MAT
- Error Code, H'52, (1 byte): Erasure has not been completed.

(15) User MAT Blank Check

The boot program will check whether or not all user MATs are blank and return the result.

Command | H'4D |

- Command, H'4D, (1 byte): Blank check for user MATs

Response | H'06 |

- Response, H'06, (1 byte): Response to the blank check for user boot MATs
  If the contents of all user MATs are blank (H'FF), the boot program will return ACK.

Error Response | H'CD | H'52 |

- Error Response, H'CD, (1 byte): Error response to the blank check of user MATs.
- Error code, H'52, (1 byte): Erasure has not been completed.

RENESAS

(16)   Boot Program State Inquiry

The boot program will return indications of its present state and error condition. This inquiry can be made in the inquiry/selection state or the programming/erasing state.

Command | H'4F |

- Command, H'4F, (1 byte):   Inquiry regarding boot program's state

Response | H'5F | Size | Status | ERROR | SUM |

- Response, H'5F, (1 byte): Response to boot program state inquiry
- Size (1 byte): The number of bytes. This is fixed to 2.
- Status (1 byte): State of the boot program
- ERROR (1 byte): Error status

> ERROR = 0 indicates normal operation.
> ERROR = 1 indicates error has occurred.

- SUM (1 byte): Sum check

Table 21.13 Status Code

Code	Description
H'11	Device Selection Wait
H'12	Clock Mode Selection Wait
H'13	Bit Rate Selection Wait
H'1F	Programming/Erasing State Transition Wait (Bit rate selection is completed)
H'31	Programming State for Erasure
H'3F	Programming/Erasing Selection Wait (Erasure is completed)
H'4F	Programming Data Receive Wait (Programming is completed)
H'5F	Erasure Block Specification Wait (Erasure is completed)

RENESAS

Table 21.14 Error Code

Code	Description
H'00	No Error
H'11	Sum Check Error
H'12	Program Size Error
H'21	Device Code Mismatch Error
H'22	Clock Mode Mismatch Error
H'24	Bit Rate Selection Error
H'25	Input Frequency Error
H'26	Multiplication Ratio Error
H'27	Operating Frequency Error
H'29	Block Number Error
H'2A	Address Error
H'2B	Data Length Error
H'51	Erasure Error
H'52	Erasure Incomplete Error
H'53	Programming Error
H'54	Selection Processing Error
H'80	Command Error
H'FF	Bit-Rate-Adjustment Confirmation Error

21.9   Usage Notes

1. The initial state of the product at its shipment is in the erased state. For the product whose revision of erasing is undefined, we recommend to execute automatic erasure for checking the initial state (erased state) and compensating.

2. For the PROM programmer suitable for programmer mode in this LSI and its program version, refer to the instruction manual of the socket adapter.

3. If the socket, socket adapter, or product index does not match the specifications, too much current flows and the product may be damaged.

4. If a voltage higher than the rated voltage is applied, the product may be fatally damaged. Use a PROM programmer that supports the 512-Kbyte flash memory on-chip MCU device at 3.3 V. Do not set the programmer to HN28F101 or the programming voltage to 5.0 V. Use only the specified socket adapter. If other adapters are used, the product may be damaged.

5. Do not remove the chip from the PROM programmer nor input a reset signal during programming/erasing. As a high voltage is applied to the flash memory during programming/erasing, doing so may damage or destroy flash memory permanently. If reset is executed accidentally, reset must be released after the reset input period of 100 μs which is longer than normal.

6. The flash memory is not accessible until FKEY is cleared after programming/erasing completes. If this LSI is restarted by a reset immediately after programming/erasing has finished, secure the reset period (period of $\overline{RES}$ = 0) of more than 100 μs. Though transition to the reset state or hardware standby state during programming/erasing is prohibited, if reset is executed accidentally, reset must be released after the reset input period of 100 μs which is longer than normal.

7. At powering on or off the Vcc power supply, fix the $\overline{RES}$ pin to low and set the flash memory to hardware protection state. This power on/off timing must also be satisfied at a power-off and power-on caused by a power failure and other factors.

8. Program the area with 128-byte programming-unit blocks in on-board programming or programmer mode only once. Perform programming in the state where the programming-unit block is fully erased.

9. When the chip is to be reprogrammed with the programmer after execution of programming or erasure in on-board programming mode, it is recommend that automatic programming is performed after execution of automatic erasure.

10. To write data or programs to the flash memory, data or programs must be allocated to addresses higher than that of the external interrupt vector table (H'000040) and H'FF must be written to the areas that are reserved for the system in the exception handling vector table.

RENESAS

11. If data other than H'FFFFFFFF is written to the key code area (H'00003C to H'00003F) of
    flash memory, only H'00 can be read in programmer mode. (In this case, data is read as H'00.
    Rewrite is possible after erasing the data.) For reading in programmer mode, make sure to
    write H'FFFFFFFF to the entire key code area. If data other than H'FF is to be written to the
    key code area in programmer mode, a verification error will occur unless a software
    countermeasure is taken for the PROM programmer and the version of its program.

12. The programming program that includes the initialization routine and the erasing program that
    includes the initialization routine are each 3 Kbytes or less. Accordingly, when the CPU clock
    frequency is 34 MHz, the download for each program takes approximately 180 µs at the
    maximum.

13. While an instruction in on-chip RAM is being executed, the DTC can write to the SCO bit in
    FCCS that is used for a download request or FMATS that is used for MAT switching. Make
    sure that these registers are not accidentally written to, otherwise an on-chip program may be
    downloaded and damage RAM or a MAT switchover may occur and the CPU get out of
    control. Do not use DTC to program flash related registers.

14. A programming/erasing program for flash memory used in the conventional H8S F-ZTAT
    microcomputer which does not support download of the on-chip program by a SCO transfer
    request cannot run in this LSI. Be sure to download the on-chip program to execute
    programming/erasing of flash memory in this LSI.

15. Unlike the conventional H8S F-ZTAT microcomputer, no countermeasures are available for a
    runaway by WDT during programming/erasing. Prepare countermeasures (e.g. use of the
    periodic timer interrupts) for WDT with taking the programming/erasing time into
    consideration as required.

Section 22   Boundary Scan (JTAG)

The JTAG (Joint Test Action Group) is standardized as an international standard, IEEE Standard 1149.1, and is open to the public as IEEE Standard Test Access Port and Boundary-Scan Architecture. Although the name of the function is boundary scan and the name of the group who worked on standardization is the JTAG, the JTAG is commonly used as the name of a boundary scan architecture and a serial interface to access the devices having the architecture.

This LSI has a boundary scan function (JTAG). Using this function along with other LSIs facilitates testing a printed-circuit board.

22.1   Features

- Five test pins (ETCK, ETDI, ETDO, ETMS, and $\overline{\text{ETRST}}$)
- TAP controller
- Six instructions
  BYPASS mode
  EXTEST mode
  SAMPLE/PRELOAD mode
  CLAMP mode
  HIGHZ mode
  IDCODE mode
  (These instructions are test modes corresponding to IEEE 1149.1.)

Figure 22.1   JTAG Block Diagram

22.2 Input/Output Pins

Table 22.1 shows the JTAG pin configuration.

Table 22.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
Test clock	ETCK	Input	Test clock input
			Provides an independent clock supply to the JTAG. As the clock input to the ETCK pin is supplied directly to the JTAG, a clock waveform with a duty cycle close to 50% should be input. For details, see section 26, Electrical Characteristics. If there is no input, the ETCK pin is fixed to 1 by an internal pull-up.
Test mode select	ETMS	Input	Test mode select input
			Sampled on the rise of the ETCK pin. The ETMS pin controls the internal state of the TAP controller. If there is no input, the ETMS pin is fixed to 1 by an internal pull-up.
Test data input	ETDI	Input	Serial data input
			Performs serial input of instructions and data for JTAG registers. ETDI is sampled on the rise of the ETCK pin. If there is no input, the ETDI pin is fixed to 1 by an internal pull-up.
Test data output	ETDO	Output	Serial data output
			Performs serial output of instructions and data from JTAG registers. Transfer is performed in synchronization with the ETCK pin. If there is no output, the ETDO pin goes to the high-impedance state.
Test reset	ETRST	Input	Test reset input signal
			Initializes the JTAG asynchronously. If there is no input, the $\overline{\text{ETRST}}$ pin is fixed to 1 by an internal pull-up.

22.3   Register Descriptions

The JTAG has the following registers.

- Instruction register (SDIR)
- Bypass register (SDBPR)
- Boundary scan register (SDBSR)
- ID code register (SDIDR)

Instructions can be input to the instruction register (SDIR) by serial transfer from the test data input pin (ETDI). Data from SDIR can be output via the test data output pin (ETDO). The bypass register (SDBPR) is a 1-bit register to which the ETDI and ETDO pins are connected in BYPASS, CLAMP, or HIGHZ mode. The boundary scan register (SDBSR) is a 337-bit register to which the ETDI and ETDO pins are connected in SAMPLE/PRELOAD or EXTEST mode. The ID code register (SDIDR) is a 32-bit register; a fixed code can be output via the ETDO pin in IDCODE mode. All registers cannot be accessed directly by the CPU.

Table 22.2 shows the kinds of serial transfer possible with each JTAG register.

Table 22.2   JTAG Register Serial Transfer

Register	Serial Input	Serial Output
SDIR	Possible	Possible
SDBPR	Possible	Possible
SDBSR	Possible	Possible
SDIDR	Impossible	Possible

RENESAS

22.3.1   Instruction Register (SDIR)

SDIR is a 32-bit register. JTAG instructions can be transferred to SDIR by serial input from the ETDI pin. SDIR can be initialized when the $\overline{ETRST}$ pin is low or the TAP controller is in the Test-Logic-Reset state, but is not initialized by a reset or in standby mode.

Only 4-bit instructions can be transferred to SDIR. If an instruction exceeding 4 bits is input, the last 4 bits of the serial data will be stored in SDIR.

Bit	Bit Name	Initial Value	R/W	Description
31	TS3	1	R/W	Test Set Bits
30	TS2	1	R/W	0000: EXTEST mode
29	TS1	1	R/W	0001: Setting prohibited
28	TS0	0	R/W	0010: CLAMP mode
				0011: HIGHZ mode
				0100: SAMPLE/PRELOAD mode
				0101: Setting prohibited
				: :
				1101: Setting prohibited
				1110: IDCODE mode (Initial value)
				1111: BYPASS mode
27 to 14	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
13	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
12	—	0	R	Reserved
				This bit is always read as 0 and cannot be modified.
11	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.
10 to 1	—	All 0	R	Reserved
				These bits are always read as 0 and cannot be modified.
0	—	1	R	Reserved
				This bit is always read as 1 and cannot be modified.

RENESAS

22.3.2   Bypass Register (SDBPR)

SDBPR is a 1-bit shift register. In BYPASS, CLAMP, or HIGHZ mode, SDBPR is connected between the ETDI and ETDO pins.

22.3.3   Boundary Scan Register (SDBSR)

SDBSR is a shift register provided on the PAD for controlling the I/O pins of this LSI.

Using EXTEST mode or SAMPLE/PRELOAD mode, a boundary scan test conforming to the IEEE1149.1 standard can be performed.

Table 22.3 shows the relationship between the pins of this LSI and the boundary scan register.

Table 22.3   Correspondence between Pins and Boundary Scan Register

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
		from ETDI		10	MD0	Input	320
						—	—
						—	—
1	VCC		—	11	NMI	Input	319
			—			—	—
			—			—	—
2	P45	Input	336	12	$\overline{\text{STBY}}$	—	—
		Enable	335			—	—
		Output	334			—	—
3	P46	Input	333	13	VCL	—	—
		Enable	332			—	—
		Output	331			—	—
4	P47	Input	330	14	$\overline{\text{MD2}}$	Input	318
		Enable	329			—	—
		Output	328			—	—
5	P56	Input	327	15	P51	Input	317
		Enable	326			Enable	316
		Output	325			Output	315
6	P57	Input	324	16	P50	Input	314
		Enable	323			Enable	313
		Output	322			Output	312
7	VSS	—	—	17	P97	Input	311
		—	—			Enable	310
		—	—			Output	309
8	$\overline{\text{RES}}$	—	—	18	P96	Input	308
		—	—			Enable	307
		—	—			Output	306
9	MD1	Input	321	19	P95	Input	305
		—	—			Enable	304
		—	—			Output	303

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
20	P94	Input	302	30	PC2	Input	272
		Enable	301			Enable	271
		Output	300			Output	270
21	P93	Input	299	31	PC1	Input	269
		Enable	298			Enable	268
		Output	297			Output	267
22	P92	Input	296	32	PC0	Input	266
		Enable	295			Enable	265
		Output	294			Output	264
23	P91	Input	293	33	PA7	Input	263
		Enable	292			Enable	262
		Output	291			Output	261
24	P90	Input	290	34	PA6	Input	260
		Enable	289			Enable	259
		Output	288			Output	258
25	PC7	Input	287	35	PA5	Input	257
		Enable	286			Enable	256
		Output	285			Output	255
26	PC6	Input	284	36	VCC	—	—
		Enable	283			—	—
		Output	282			—	—
27	PC5	Input	281	37	PA4	Input	254
		Enable	280			Enable	253
		Output	279			Output	252
28	PC4	Input	278	38	PA3	Input	251
		Enable	277			Enable	250
		Output	276			Output	249
29	PC3	Input	275	39	PA2	Input	248
		Enable	274			Enable	247
		Output	273			Output	246

RENESAS

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
40	PA1	Input	245	50	P80	Input	218
		Enable	244			Enable	217
		Output	243			Output	216
41	PA0	Input	242	51	PE7	Input	215
		Enable	241			Enable	214
		Output	240			Output	213
42	VSS	—	—	52	PE6	Input	212
		—	—			Enable	211
		—	—			Output	210
43	P87	Input	239	53	PE5	Input	209
		Enable	238			Enable	208
		Output	237			Output	207
44	P86	Input	236	54	PE4	Input	206
		Enable	235			Enable	205
		Output	234			Output	204
45	P85	Input	233	55	PE3	Input	203
		Enable	232			Enable	202
		Output	231			Output	201
46	P84	Input	230	56	PE2	Input	200
		Enable	229			Enable	199
		Output	228			Output	198
47	P83	Input	227	57	PE1	Input	197
		Enable	226			Enable	196
		Output	225			Output	195
48	P82	Input	224	58	PE0	Input	194
		Enable	223			Enable	193
		Output	222			Output	192
49	P81	Input	221	59	PD7	Input	191
		Enable	220			Enable	190
		Output	219			Output	189

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
60	PD6	Input	188	70	P72	Input	165
		Enable	187			—	—
		Output	186			—	—
61	PD5	Input	185	71	P73	Input	164
		Enable	184			—	—
		Output	183			—	—
62	PD4	Input	182	72	P74	Input	163
		Enable	181			—	—
		Output	180			—	—
63	PD3	Input	179	73	P75	Input	162
		Enable	178			—	—
		Output	177			—	—
64	PD2	Input	176	74	P76	Input	161
		Enable	175			—	—
		Output	174			—	—
65	PD1	Input	173	75	P77	Input	160
		Enable	172			—	—
		Output	171			—	—
66	PD0	Input	170	76	AVCC	—	—
		Enable	169			—	—
		Output	168			—	—
67	AVSS	—	—	77	AVref	—	—
		—	—			—	—
		—	—			—	—
68	P70	Input	167	78	P60	Input	159
		—	—			Enable	158
		—	—			Output	157
69	P71	Input	166	79	P61	Input	156
		—	—			Enable	155
		—	—			Output	154

RENESAS

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
80	P62	Input	153	90	ETCK	—	—
		Enable	152			—	—
		Output	151			—	—
81	P63	Input	150	91	ETRST	—	—
		Enable	149			—	—
		Output	148			—	—
82	P64	Input	147	92	PF2	Input	135
		Enable	146			Enable	134
		Output	145			Output	133
83	P65	Input	144	93	PF1	Input	132
		Enable	143			Enable	131
		Output	142			Output	130
84	P66	Input	141	94	PF0	Input	129
		Enable	140			Enable	128
		Output	139			Output	127
85	P67	Input	138	95	VSS	—	—
		Enable	137			—	—
		Output	136			—	—
86	VCC	—	—	96	P27	Input	126
		—	—			Enable	125
		—	—			Output	124
87	ETMS	—	—	97	P26	Input	123
		—	—			Enable	122
		—	—			Output	121
88	ETDO	—	—	98	P25	Input	120
		—	—			Enable	119
		—	—			Output	118
89	ETDI	—	—	99	P24	Input	117
		—	—			Enable	116
		—	—			Output	115

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
100	P23	Input	114	110	P11	Input	84
		Enable	113			Enable	83
		Output	112			Output	82
101	P22	Input	111	111	VSS	—	—
		Enable	110			—	—
		Output	109			—	—
102	P21	Input	108	112	P10	Input	81
		Enable	107			Enable	80
		Output	106			Output	79
103	P20	Input	105	113	PB7	Input	78
		Enable	104			Enable	77
		Output	103			Output	76
104	P17	Input	102	114	PB6	Input	75
		Enable	101			Enable	74
		Output	100			Output	73
105	P16	Input	99	115	PB5	Input	72
		Enable	98			Enable	71
		Output	97			Output	70
106	P15	Input	96	116	PB4	Input	69
		Enable	95			Enable	68
		Output	94			Output	67
107	P14	Input	93	117	PB3	Input	66
		Enable	92			Enable	65
		Output	91			Output	64
108	P13	Input	90	118	PB2	Input	63
		Enable	89			Enable	62
		Output	88			Output	61
109	P12	Input	87	119	PB1	Input	60
		Enable	86			Enable	59
		Output	85			Output	58

RENESAS

Pin No.	Pin Name	Input/Output	Bit No.	Pin No.	Pin Name	Input/Output	Bit No.
120	PB0	Input	57	130	P41	Input	27
		Enable	56			Enable	26
		Output	55			Output	25
121	P30	Input	54	131	P42	Input	24
		Enable	53			Enable	23
		Output	52			Output	22
122	P31	Input	51	132	P43	Input	21
		Enable	50			Enable	20
		Output	49			Output	19
123	P32	Input	48	133	P52	Input	18
		Enable	47			Enable	17
		Output	46			Output	16
124	P33	Input	45	134	P53	Input	15
		Enable	44			Enable	14
		Output	43			Output	13
125	P34	Input	42	135	FWE	Input	12
		Enable	41			—	—
		Output	40			—	—
126	P35	Input	39	136	P54	Input	11
		Enable	38			Enable	10
		Output	37			Output	9
127	P36	Input	36	137	P55	Input	8
		Enable	35			Enable	7
		Output	34			Output	6
128	P37	Input	33	138	P44	Input	5
		Enable	32			Enable	4
		Output	31			Output	3
129	P40	Input	30	139	VSS	—	—
		Enable	29			—	—
		Output	28			—	—

Pin No.	Pin Name	Input/Output	Bit No.
140	NC	—	—
		—	—
		—	—
141	PF3	Input	2
		Enable	1
		Output	0
142	RESO	—	—
		—	—
		—	—
143	XTAL	—	—
		—	—
		—	—
144	EXTAL	—	—
		—	—
		—	—
		to ETDO	

22.3.4   ID Code Register (SDIDR)

SDIDR is a 32-bit register. In IDCODE mode, SDIDR can output a fixed code, H'08039447, from the ETDO pin. However, no serial data can be written to SDIDR via the ETDI pin.

31 28	27 12	11 1	0
0000	1000 0000 0011 1001	0100 0100 011	1
Version (4 bits)	Part Number (16 bits)	Manufacture Identify (11 bits)	Fixed Code (1 bit)

RENESAS

22.4 Operation

22.4.1 TAP Controller State Transitions

Figure 22.2 shows the internal states of the TAP controller. State transitions basically conform to the IEEE1149.1 standard.

Figure 22.2   TAP Controller State Transitions

RENESAS

22.4.2   JTAG Reset

The JTAG can be reset in two ways.

- The JTAG is reset when the $\overline{\text{ETRST}}$ pin is held at 0.
- When $\overline{\text{ETRST}}$ = 1, the JTAG can be reset by inputting at least five ETCK clock cycles while ETMS = 1.

22.5   Boundary Scan

The JTAG pins can be placed in the boundary scan mode stipulated by the IEEE1149.1 standard by setting a command in SDIR.

22.5.1   Supported Instructions

This LSI supports the three essential instructions defined in the IEEE1149.1 standard (BYPASS, SAMPLE/PRELOAD, and EXTEST) and optional instructions (CLAMP, HIGHZ, and IDCODE).

(1)   BYPASS (Instruction code: B'1111)

The BYPASS instruction is an instruction that operates the bypass register. This instruction shortens the shift path to speed up serial data transfer involving other chips on the printed circuit board. While this instruction is being executed, the test circuit has no effect on the system circuits.

(2)   SAMPLE/PRELOAD (Instruction code: B'0100)

The SAMPLE/PRELOAD instruction inputs values from this LSI internal circuitry to the boundary scan register, outputs values from the scan path, and loads data onto the scan path. When this instruction is being executed, this LSI's input pin signals are transmitted directly to the internal circuitry, and internal circuit values are directly output externally from the output pins. This LSI system circuits are not affected by execution of this instruction.

In a SAMPLE operation, a snapshot of a value to be transferred from an input pin to the internal circuitry, or a value to be transferred from the internal circuitry to an output pin, is latched into the boundary scan register and read from the scan path. Snapshot latching does not affect normal operation of this LSI.

In a PRELOAD operation, an initial value is set in the parallel output latch of the boundary scan register from the scan path prior to the EXTEST instruction. Without a PRELOAD operation, when the EXTEST instruction was executed an undefined value would be output from the output

RENESAS

pin until completion of the initial scan sequence (transfer to the output latch) (with the EXTEST instruction, the parallel output latch value is constantly output to the output pin).

(3)   EXTEST (Instruction code: B'0000)

The EXTEST instruction is provided to test external circuitry when this LSI is mounted on a printed circuit board. When this instruction is executed, output pins are used to output test data (previously set by the SAMPLE/PRELOAD instruction) from the boundary scan register to the printed circuit board, and input pins are used to latch test results into the boundary scan register from the printed circuit board. If testing is carried out by using the EXTEST instruction N times, the Nth test data is scanned in when test data (N-1) is scanned out.

Data loaded into the output pin boundary scan register in the Capture-DR state is not used for external circuit testing (it is replaced by a shift operation).

(4)   CLAMP (Instruction code: B'0010)

When the CLAMP instruction is enabled, the output pin outputs the value of the boundary scan register that has been previously set by the SAMPLE/PRELOAD instruction. While the CLAMP instruction is enabled, the state of the boundary scan register maintains the previous state regardless of the state of the TAP controller.

A bypass register is connected between the ETDI and ETDO pins. The related circuit operates in the same way when the BYPASS instruction is enabled.

(5)   HIGHZ (Instruction code: B'0011)

When the HIGHZ instruction is enabled, all output pins enter a high-impedance state. While the HIGHZ instruction is enabled, the state of the boundary scan register maintains the previous state regardless of the state of the TAP controller.

A bypass register is connected between the ETDI and ETDO pins. The related circuit operates in the same way when the BYPASS instruction is enabled.

(6)   IDCODE (Instruction code: B'1110)

When the IDCODE instruction is enabled, the value of the ID code register is output from the ETDO pin with LSB first when the TAP controller is in the Shift-DR state. While the IDCODE instruction is being executed, the test circuit does not affect the system circuit.

When the TAP controller is in the Test-Logic-Reset state, the instruction register is initialized to the IDCODE instruction.

Notes: 1.   Boundary scan mode does not cover power-supply-related pins (VCC, VCL, VSS, AVCC, AVSS, and AVref).
2.   Boundary scan mode does not cover clock-related pins (EXTAL, XTAL).
3.   Boundary scan mode does not cover reset- and standby-related pins ($\overline{\text{RES}}$, $\overline{\text{STBY}}$, and $\overline{\text{RESO}}$).
4.   Boundary scan mode does not cover JTAG-related pins (ETCK, ETDI, ETDO, ETMS, and $\overline{\text{ETRST}}$).
5.   Fix the $\overline{\text{MD2}}$ pin high.
6.   Use the $\overline{\text{STBY}}$ pin in high state.

RENESAS

22.6   Usage Notes

1. A reset must always be executed by driving the $\overline{\text{ETRST}}$ pin to 0, regardless of whether or not the JTAG is to be activated. The $\overline{\text{ETRST}}$ pin must be held low for 20 ETCK clock cycles. For details, see section 26, Electrical Characteristics. To activate the JTAG after a reset, drive the $\overline{\text{ETRST}}$ pin to 1 and specify the ETCK, ETMS, and ETDI pins to any value. If the JTAG is not to be activated, drive the $\overline{\text{ETRST}}$, ETCK, ETMS, and ETDI pins to 1 or the high-impedance state. These pins are internally pulled up and are noted in standby mode.

2. The following must be considered when the power-on reset signal is applied to the $\overline{\text{ETRST}}$ pin.
    — The reset signal must be applied at power-on.
    — To prevent the LSI system operation from being affected by the $\overline{\text{ETRST}}$ pin of the board tester, circuits must be separated .
    — Alternatively, to prevent the $\overline{\text{ETRST}}$ pin of the board tester from being affected by the LSI system reset, circuits must be separated.

    Figure 22.3 shows a design example of the reset signal circuit wherein no reset signal interference occurs.

Figure 22.3   Reset Signal Circuit Without Reset Signal Interference

3. The registers are not initialized in standby mode. If the $\overline{\text{ETRST}}$ pin is set to 0 in standby mode, IDCODE mode will be entered.

4. The frequency of the ETCK pin must be lower than that of the system clock. For details, see section 26, Electrical Characteristics.

5. Data input/output in serial data transfer starts from the LSB. Figure 22.4 and 22.5 shows examples of serial data input/output.

6. When data that exceeds the number of bits of the register connected between the ETDI and ETDO pins is serially transferred, the serial data that exceeds the number of register bits and output from the ETDO pin is the same as that input from the ETDI pin.

7. If the JTAG serial transfer sequence is disrupted, the $\overline{\text{ETRST}}$ pin must be reset. Transfer should then be retried, regardless of the transfer operation.

8. If a pin with a pull-up function is sampled while its pull-up function is enabled, 1 can be detected at the corresponding input scan register. In this case, the corresponding enable scan register should be cleared to 0.

9. If a pin with an open-drain function is sampled while its open-drain function is enabled and its corresponding output scan register is 1, 0 can be detected at the corresponding enable scan register.

Figure 22.4   Serial Data Input/Output (1)

SDIDR serial data input/output

SDIDR is captured into the shift register in Capture-DR in IDCODE mode, and bits 0 to 31 of SDIDR are output in that order from the ETDO pin in Shift-DR. Data input from the ETDI pin is not written to any register in Update-DR.

Figure 22.5   Serial Data Input/Output (2)

Section 23   Clock Pulse Generator

This LSI incorporates a clock pulse generator which generates the system clock (φ), internal clock, bus master clock, and subclock (φSUB). The clock pulse generator consists of an oscillator, PLL multiplier circuit, system clock select circuit, medium-speed clock divider, bus master clock select circuit, subclock input circuit, and subclock waveform shaping circuit. Figure 23.1 shows a block diagram of the clock pulse generator.

Figure 23.1   Block Diagram of Clock Pulse Generator

The bus master clock is selected as either high-speed mode or medium-speed mode by software according to the settings of the SCK2 to SCK0 bits in the standby control register. Use of the medium-speed clock (φ/2 to φ/32) may be limited during CPU operation and when accessing the internal memory of the CPU. The operation speed of the DTC and the external space access cycle are thus stabilized regardless of the setting of medium-speed mode. For details on the standby control register, see section 24.1.1, Standby Control Register (SBYCR).

The subclock input is controlled by software according to the EXCLE bit setting in the low power control register. For details on the low power control register, see section 24.1.2, Low-Power Control Register (LPWRCR).

23.1   Oscillator

Clock pulses can be supplied either by connecting a crystal resonator or by providing external clock input.

23.1.1   Connecting Crystal Resonator

Figure 23.2 shows a typical method of connecting a crystal resonator. An appropriate damping resistance R_d, given in table 23.1, should be used. An AT-cut parallel-resonance crystal resonator should be used.

Figure 23.3 shows the equivalent circuit of a crystal resonator. A crystal resonator having the characteristics given in table 23.2 should be used.

Figure 23.2   Typical Connection to Crystal Resonator

Table 23.1   Damping Resistance Values

Frequency (MHz)	5	8	8.5
R_d (Ω)	300	200	0

Figure 23.3   Equivalent Circuit of Crystal Resonator

RENESAS

Table 23.2   Crystal Resonator Parameters

Frequency(MHz)	5	8	8.5
R_s (max) (Ω)	100	80	70
C_0 (max) (pF)	7	7	7

23.1.2   External Clock Input Method

Figure 23.4 shows a typical method of connecting an external clock signal. To leave the XTAL pin open, incidental capacitance should be 10 pF or less.

To input an inverted clock to the XTAL pin, the external clock should be tied to high in standby mode.

(a) Example of external clock input when XTAL pin left open

(b) Example of external clock input when an inverted clock is input to XTAL pin

Figure 23.4   Example of External Clock Input

When a specified clock signal is input to the EXTAL pin, internal clock signal output is determined after the external clock output stabilization delay time (t_{DEXT}) has passed. As the clock signal output is not determined during the t_{DEXT} cycle, a reset signal should be set to low to hold it in reset state. For the external clock output stabilization delay time, refer to table 26.5 and figure 26.8 in section 26, Electrical Characteristics.

23.2   PLL Multiplier Circuit

The PLL multiplier circuit generates a clock of 4 times the frequency of its input clock. The frequency range of the multiplied clock is shown in table 23.3.

Table 23.3   Ranges of Multiplied Clock Frequency

	Input Clock (MHz)	Multiplier	System Clock (MHz)
Crystal Resonator, External Clock	5 to 8.5	4	20 to 34

23.3   Medium-Speed Clock Divider

The medium-speed clock divider divides the system clock (ϕ), and generates $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, and $\phi/32$ clocks.

23.4   Bus Master Clock Select Circuit

The bus master clock select circuit selects a clock to supply the bus master with either the system clock (ϕ) or medium-speed clock ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) by the SCK2 to SCK0 bits in SBYCR.

23.5   Subclock Input Circuit

The subclock input circuit controls subclock input from the EXCL pin. To use the subclock, a 32.768-kHz external clock should be input from the EXCL pin. At this time, the P96DDR bit in P9DDR should be cleared to 0, and the EXCLE bit in LPWRCR should be set to 1.

When the subclock is not used, subclock input should not be enabled.

23.6   Subclock Waveform Shaping Circuit

To remove noise from the subclock input at the EXCL pin, the subclock is sampled by a divided ϕ clock. The sampling frequency is set by the NESEL bit in LPWRCR.

23.7   Clock Select Circuit

The clock select circuit selects the system clock that is used in this LSI.

A clock generated by the oscillator, to which the EXTAL and XTAL pins are input, and multiplied by the PLL circuit is selected as a system clock when returning from high-speed mode, medium-speed mode, sleep mode, the reset state, or standby mode.

23.8   Usage Notes

23.8.1   Note on Resonator

Since all kinds of characteristics of the resonator are closely related to the board design by the user, use the example of resonator connection in this document for only reference; be sure to use an resonator that has been sufficiently evaluated by the user. Consult with the resonator manufacturer about the resonator circuit ratings which vary depending on the stray capacitances of the resonator and installation circuit. Make sure the voltage applied to the oscillation pins do not exceed the maximum rating.

23.8.2   Notes on Board Design

When using a crystal resonator, the crystal resonator and its load capacitors should be placed as close as possible to the EXTAL and XTAL pins. Other signal lines should be routed away from the oscillation circuit to prevent inductive interference with the correct oscillation as shown in figure 23.5.

Figure 23.5   Note on Board Design of Oscillation Circuit Section

23.8.3   Note on Operation Check

This LSI may oscillate at several kHz of frequency even when a crystal resonator is not connected to the EXTAL and XTAL pins or an external clock is not input. Use this LSI after confirming that the LSI operates with appropriate frequency.

RENESAS

Section 24   Power-Down Modes

For operating modes after the reset state is cancelled, this LSI has not only the normal program execution state but also four power-down modes in which power consumption is significantly reduced. In addition, there is also module stop mode in which reduced power consumption can be achieved by individually stopping on-chip peripheral modules.

- Medium-speed mode

  System clock frequency for the CPU operation can be selected as $\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$.

- Sleep mode

  The CPU stops but on-chip peripheral modules continue operating.

- Software standby mode

  Clock oscillation stops, and the CPU and on-chip peripheral modules stop operating.

- Hardware standby mode

  Clock oscillation stops, and the CPU and on-chip peripheral modules enter reset state.

- Module stop mode

  Independently of above operating modes, on-chip peripheral modules that are not used can be stopped individually.

24.1   Register Descriptions

Power-down modes are controlled by the following registers. To access SBYCR, LPWRCR, MSTPCRH, and MSTPCRL, the FLSHE bit in the serial timer control register (STCR) must be cleared to 0. For details on STCR, see section 3.2.3, Serial Timer Control Register (STCR).

- Standby control register (SBYCR)
- Low power control register (LPWRCR)
- Module stop control register H (MSTPCRH)
- Module stop control register L (MSTPCRL)
- Module stop control register A (MSTPCRA)
- Sub-chip module stop control register BH, BL (SUBMSTPBH, SUBMSTPBL)

24.1.1   Standby Control Register (SBYCR)

SBYCR controls power-down modes.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby
				Specifies the operating mode to be entered after executing the SLEEP instruction.
				When the SLEEP instruction is executed in high-speed mode or medium-speed mode:
				0: Shifts to sleep mode
				1: Shifts to software standby mode
				Note that the SSBY bit is not changed even if a mode transition occurs by an interrupt.

Bit	Bit Name	Initial Value	R/W	Description
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	Select the wait time for clock settling from clock oscillation
4	STS0	0	R/W	start when canceling software standby mode. Select a wait time of 8 ms (oscillation settling time) or more, depending on the operating frequency.
				With an external clock, select a wait time of 500 μs (external clock output settling delay time) or more, depending on the operating frequency.
				Table 24.1 shows the relationship between the STS2 to STS0 values and wait time.
3	DTSPEED	0	R/W	DTC Speed
				Specifies the operating clock for the bus masters (DTC) other than the CPU in medium-speed mode.
				0: All bus masters operate based on the medium-speed clock.
				1: The DTC operates based on the system clock.
				The operating clock is changed when a DTC transfer is requested even if the CPU operates based on the medium-speed clock.
2	SCK2	0	R/W	System Clock Select 2 to 0
1	SCK1	0	R/W	Select a clock for the bus master in high-speed mode or
0	SCK0	0	R/W	medium-speed mode.
				000: High-speed mode (Initial value)
				001: Medium-speed clock: φ/2
				010: Medium-speed clock: φ/4
				011: Medium-speed clock: φ/8
				100: Medium-speed clock: φ/16
				101: Medium-speed clock: φ/32
				11X: Must not be set.

[Legend]

X: Don't care

Table 24.1   Operating Frequency and Wait Time

STS2	STS1	STS0	Wait Time	20MHz	25MHz	34MHz	Unit
0	0	0	8192 states	0.4	0.3	0.2	ms
0	0	1	16384 states	0.8	0.7	0.5	
0	1	0	32768 states	1.6	1.3	1.0	
0	1	1	65536 states	3.3	2.6	1.9	
1	0	0	131072 states	6.6	5.2	3.9	
1	0	1	262144 states	13.1	10.5	7.7	
1	1	X	Reserved*	—	—	—	

 Recommended specification

Note: * Setting prohibited.

[Legend]   X: Don't care

24.1.2   Low-Power Control Register (LPWRCR)

LPWRCR controls power-down modes.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	0	R/W	Reserved
				The initial value should not be changed.
5	NESEL	0	R/W	Noise Elimination Sampling Frequency Select
				Selects the frequency by which the subclock (ϕSUB) input from the EXCL pin is sampled using the clock (ϕ) generated by the system clock pulse generator.
				0: Sampling using ϕ/32 clock
				1: Sampling using ϕ/4 clock
4	EXCLE	0	R/W	Subclock Input Enable
				Enables/disables subclock input from the EXCL pin.
				0: Disables subclock input from the EXCL pin
				1: Enables subclock input from the EXCL pin
3	—	0	R/W	Reserved
				The initial value should not be changed.

RENESAS

Bit	Bit Name	Initial Value	R/W	Description
2	PNCCS	0	R/W	Address Multiplex Chip Select
				Controls the output polarity of chip select signals ($\overline{CS256}$, $\overline{IOS}$) in the address multiplex extended mode.
				0: Outputs $\overline{CS256}$ to $\overline{IOS}$
				1: Outputs CS256 to IOS
1	PNCAH	0	R/W	Address Multiplex Address Hold
				Controls the output polarity of the address hold signal ($\overline{AH}$) in the address multiplex extended mode.
				0: Outputs $\overline{AH}$
				1: Outputs AH
0	—	0	R/W	Reserved
				The initial value should not be changed.

24.1.3   Module Stop Control Registers H, L, and A (MSTPCRH, MSTPCRL, MSTPCRA)

MSTPCR specifies on-chip peripheral modules to shift to module stop mode in module units.
Each module can enter module stop mode by setting the corresponding bit to 1.

- MSTPCRH

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP15	0	R/W	Reserved
				The initial value should not be changed.
6	MSTP14	0	R/W	Data transfer controller (DTC)
5	MSTP13	1	R/W	16-bit free-running timer (FRT)
4	MSTP12	1	R/W	8-bit timers (TMR_0, TMR_1)
3	MSTP11	1	R/W	14-bit PWM timer (PWMX)
2	MSTP10	1	R/W	Reserved
				The initial value should not be changed.
1	MSTP9	1	R/W	A/D converter
0	MSTP8	1	R/W	8-bit timers (TMR_X, TMR_Y)

- MSTPCRL

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7	MSTP7	1	R/W	Serial communication interface 3 (SCI_3)
6	MSTP6	1	R/W	Serial communication interface 1 (SCI_1)
5	MSTP5	1	R/W	Reserved
				The initial value should not be changed.
4	MSTP4	1	R/W	I^{2}C bus interface channel 0 (IIC_0)
3	MSTP3	1	R/W	I^{2}C bus interface channel 1 (IIC_1)
2	MSTP2	1	R/W	I^{2}C bus interface channel 2, 3 (IIC_2, IIC_3)
1	MSTP1	1	R/W	CRC operation circuit
0	MSTP0	1	R/W	I^{2}C bus interface channel 4, 5 (IIC_4, IIC_5)

RENESAS

- MSTPCRA

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7 to 3	MSTPA7 to MSTPA3	All 0	R/W	Reserved The initial values should not be changed.
2	MSTPA2	0	R/W	14-bit PWM timer (PWMX_1)
1	MSTPA1	0	R/W	14-bit PWM timer (PWMX_0)
0	MSTPA0	0	R/W	Reserved The initial value should not be changed.

MSTPCR sets operation and stop by the combination of bits as follows:

MSTPCRH (bit 3) MSTP11	MSTPCRA (bit 2) MSTPA2	Function
0	0	14-bit PWM timer (PWMX_1) operates.
0	1	14-bit PWM timer (PWMX_1) stops.
1	x	Reserved

MSTPCRH (bit 3) MSTP11	MSTPCRA (bit 1) MSTPA1	Function
0	0	14-bit PWM timer (PWMX_0) operates.
0	1	14-bit PWM timer (PWMX_0) stops.
1	x	Reserved

Note: Bit 3 of MSTPCRH is the module stop bit for PWMX_0 and PWMX_1.

[Legend] X: Don't care

24.1.4   Sub-Chip Module Stop Control Registers BH, BL (SUBMSTPBH, SUBMSTPBL)

SUBMSTPB specifies on-chip peripheral modules to shift to module stop mode in module units. Each module can enter module stop mode by setting the corresponding bit to 1.

- SUBMSTPBH

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7 to 0	SMSTPB15 to SMSTPB8	All 1	R/W	Reserved
				The initial values should not be changed.

- SUBMSTPBL

Bit	Bit Name	Initial Value	R/W	Corresponding Module
7 to 4	SMSTPB7 to SMSTPB4	All 1	R/W	Reserved
				The initial values should not be changed.
3	SMSTPB3	1	R/W	Serial communication interface with FIFO (SCIF)
2	SMSTPB2	1	R/W	Reserved
				The initial values should not be changed.
1	SMSTPB1	1	R/W	LPC interface (LPC)
0	SMSTPB0	1	R/W	Reserved
				The initial values should not be changed.

24.2   Mode Transitions and LSI States

Figure 24.1 shows the enabled mode transition diagram. The mode transition from program execution state to program halt state is performed by the SLEEP instruction. The mode transition from program halt state to program execution state is performed by an interrupt. The $\overline{\text{STBY}}$ input causes a mode transition from any state to hardware standby mode. The $\overline{\text{RES}}$ input causes a mode transition from a state other than hardware standby mode to the reset state. Table 24.2 shows the LSI internal states in each operating mode.

Figure 24.1   Mode Transition Diagram

Table 24.2   LSI Internal States in Each Mode

Function		High-Speed	Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby
System clock pulse generator		Functioning	Functioning	Functioning	Functioning	Halted	Halted
Subclock pulse generator		Functioning	Functioning	Functioning	Functioning	Halted	Halted
CPU	Instruction execution	Functioning	Functioning in medium-speed mode	Halted	Functioning	Halted	Halted
	Registers			Retained		Retained	Undefined
External interrupts	NMI	Functioning	Functioning	Functioning	Functioning	Functioning	Halted
	IRQ0 to IRQ15						
Peripheral modules	DTC	Functioning	Functioning in medium-speed mode/ Functioning	Functioning	Functioning/ Halted (retained)	Halted (retained)	Halted (reset)
	WDT_1		Functioning		Functioning		
	WDT_0						
	TMR_0,TMR_1				Functioning/ Halted (retained)		
	LPC						
	FRT						
	TMR_X, TMR_Y						
	IIC_0 to IIC_5						
	CRC						
	SCI_1, SCI_3	Functioning	Functioning	Functioning	Functioning /Halted (retained/ reset)	Halted (retained/ reset)	Halted (reset)
	SCIF						
	PWMX_0,PWMX_1				Functioning/ Halted (reset)	Halted(reset)	
	A/D converter						
	RAM			Functioning (DTC)	Functioning	Retained	Retained
	I/O			Functioning			High impedance

Notes: Halted (retained) means that internal register values are retained. The internal state is operation suspended.

Halted (reset) means that internal register values and internal states are initialized.

In module stop mode, only modules for which a stop setting has been made are halted (reset or retained).

RENESAS

24.3   Medium-Speed Mode

The CPU makes a transition to medium-speed mode as soon as the current bus cycle ends according to the setting of the SCK2 to SCK0 bits in SBYCR. In medium-speed mode, the CPU operates on the operating clock ($\phi/2$, $\phi/4$, $\phi/8$, $\phi/16$, or $\phi/32$) specified by the SCK2 to SCK0 bits. The bus masters other than the CPU (DTC) also operate in medium-speed mode when the DTSPEED bit in SBYCR is cleared to 0. On-chip peripheral modules other than the bus masters always operate on the system clock (ϕ).

When the DTSPEED bit in SBYCR is set to 1, the ϕ clock can be used as the DTC operating clock.

In medium-speed mode, a bus access is executed in the specified number of states with respect to the bus master operating clock. For example, if $\phi/4$ is selected as the operating clock, on-chip memory is accessed in 4 states, and internal I/O registers in 8 states.

By clearing all of bits SCK2 to SCK0 to 0, a transition is made to high-speed mode at the end of the current bus cycle.

If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a transition is made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored. When the SLEEP instruction is executed with the SSBY bit set to 1 and the PSS bit in TCSR (WDT_1) cleared to 0, operation shifts to software standby mode. When software standby mode is cleared by an external interrupt, medium-speed mode is restored.

When the $\overline{\text{RES}}$ pin is set low, medium-speed mode is cancelled and operation shifts to the reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.

When the $\overline{\text{STBY}}$ pin is driven low, a transition is made to hardware standby mode.

Figure 24.2 shows an example of medium-speed mode timing.

Figure 24.2   Medium-Speed Mode Timing

24.4   Sleep Mode

The CPU makes a transition to sleep mode if the SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0. In sleep mode, CPU operation stops but the peripheral modules do not stop. The contents of the CPU's internal registers are retained.

Sleep mode is exited by any interrupt, the $\overline{\text{RES}}$ pin, or the $\overline{\text{STBY}}$ pin.

When an interrupt occurs, sleep mode is exited and interrupt exception handling starts. Sleep mode is not exited if the interrupt is disabled, or interrupts other than NMI are masked by the CPU.

Setting the $\overline{\text{RES}}$ pin level low cancels sleep mode and selects the reset state. After the oscillation settling time has passed, driving the $\overline{\text{RES}}$ pin high causes the CPU to start reset exception handling.

When the $\overline{\text{STBY}}$ pin level is driven low, a transition is made to hardware standby mode.

RENESAS

24.5   Software Standby Mode

The CPU makes a transition to software standby mode when the SLEEP instruction is executed with the SSBY bit in SBYCR set to 1 and the PSS bit in TCSR (WDT_1) cleared to 0.

In software standby mode, the CPU, on-chip peripheral modules, and clock pulse generator all stop. However, the contents of the CPU registers, on-chip RAM data, I/O ports, and the states of on-chip peripheral modules other than the PWMX, A/D converter, and part of the SCI are retained as long as the prescribed voltage is supplied.

Software standby mode is cleared by an external interrupt (NMI, IRQ0 to IRQ15), the $\overline{\text{RES}}$ pin input, or $\overline{\text{STBY}}$ pin input.

When an external interrupt request signal is input, system clock oscillation starts, and after the elapse of the time set in bits STS2 to STS0 in SBYCR, software standby mode is cleared, and interrupt exception handling is started. When exiting software standby mode by IRQ0 to IRQ15 interrupt, set the corresponding enable bit to 1 and ensure that any interrupt with a higher priority than IRQ0 to IRQ15 is not generated. Software standby mode is not exited if the corresponding enable bit is cleared to 0 or if the interrupt has been masked by the CPU.

When the $\overline{\text{RES}}$ pin is driven low, system clock oscillation is started. At the same time as system clock oscillation starts, the system clock is supplied to the entire LSI. Note that the $\overline{\text{RES}}$ pin must be held low until clock oscillation settles. When the $\overline{\text{RES}}$ pin goes high after clock oscillation settles, the CPU begins reset exception handling.

When the $\overline{\text{STBY}}$ pin is driven low, software standby mode is cancelled and a transition is made to hardware standby mode.

Figure 24.3 shows an example in which a transition is made to software standby mode at the falling edge of the NMI pin, and software standby mode is cleared at the rising edge of the NMI pin.

In this example, an NMI interrupt is accepted with the NMIEG bit in SYSCR cleared to 0 (falling edge specification), then the NMIEG bit is set to 1 (rising edge specification), the SSBY bit is set to 1, and a SLEEP instruction is executed, causing a transition to software standby mode.

Software standby mode is then cleared at the rising edge of the NMI pin.

Figure 24.3   Software Standby Mode Application Example

24.6   Hardware Standby Mode

The CPU makes a transition to hardware standby mode from any mode when the $\overline{\text{STBY}}$ pin is driven low.

In hardware standby mode, all functions enter the reset state. As long as the prescribed voltage is supplied, on-chip RAM data is retained. The I/O ports are set to the high-impedance state.

In order to retain on-chip RAM data, the RAME bit in SYSCR should be cleared to 0 before driving the $\overline{\text{STBY}}$ pin low. Do not change the state of the mode pins ($\overline{\text{MD2}}$, MD1, and MD0) while this LSI is in hardware standby mode.

Hardware standby mode is cleared by the $\overline{\text{STBY}}$ pin input or the $\overline{\text{RES}}$ pin input.

When the $\overline{\text{STBY}}$ pin is driven high while the $\overline{\text{RES}}$ pin is low, clock oscillation is started. Ensure that the $\overline{\text{RES}}$ pin is held low until system clock oscillation settles. When the $\overline{\text{RES}}$ pin is subsequently driven high after the clock oscillation settling time has passed, reset exception handling starts.

Figure 24.4 shows an example of hardware standby mode timing.

Figure 24.4   Hardware Standby Mode Timing

24.7   Module Stop Mode

Module stop mode can be individually set for each on-chip peripheral module.

When the corresponding MSTP bit in MSTPCR and SUBMSTP is set to 1, module operation stops at the end of the bus cycle and a transition is made to module stop mode. In turn, when the corresponding MSTP bit is cleared to 0, module stop mode is cancelled and the module operation resumes at the end of the bus cycle. In module stop mode, the internal states of on-chip peripheral modules other than the PWMX, A/D converter, and part of the SCI are retained.

After the reset state is cancelled, all modules other than DTC are in module stop mode.

While an on-chip peripheral module is in module stop mode, read/write access to its registers is disabled.

24.8   Usage Notes

24.8.1   I/O Port Status

The status of the I/O ports is retained in software standby mode. Therefore, when a high level is output, the current consumption is not reduced by the amount of current to support the high level output.

24.8.2   Current Consumption when Waiting for Oscillation Settling

The current consumption increases during oscillation settling.

24.8.3   DTC Module Stop Mode

If the DTC module stop mode specification and DTC bus request occur simultaneously, the bus is released to the DTC and the MSTP bit cannot be set to 1. After completing the DTC bus cycle, set the MSTP bit to 1 again.

24.8.4   Notes on Subclock Usage

When using the subclock, make a transition to power-down mode after setting the EXCLE bit in LPWRCR to 1 and loading the subclock two or more cycles. When not using the subclock, the EXCLE bit should not be set to 1.

RENESAS

Section 25   List of Registers

The register list gives information on the on-chip I/O register addresses, how the register bits are configured, and the register states in each operating mode. The information is given as shown below.

1. Register Addresses (address order)

- Registers are listed from the lower allocation addresses.
- The MSB-side address is indicated for 16-bit addresses.
- Registers are classified by functional modules.
- The access size is indicated.

2. Register Bits

- Bit configurations of the registers are described in the same order as the Register Addresses (address order) above.
- Reserved bits are indicated by ⎯ in the bit name column.
- The bit number in the bit-name column indicates that the whole register is allocated as a counter or for holding data.
- 16-bit registers are indicated from the bit on the MSB side.

3. Register States in Each Operating Mode

- Register states are described in the same order as the Register Addresses (address order) above.
- The register states described here are for the basic operating modes. If there is a specific reset for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

25.1   Register Addresses (Address Order)

The data bus width indicates the numbers of bits by which the register is accessed. The number of access states indicates the number of states based on the specified reference clock.

Note: Access to undefined or reserved addresses is prohibited. Since operation or continued operation is not guaranteed when these registers are accessed, do not attempt such access.

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Receive buffer register	FRBR	8	H'FC80	SCIF	16	2
Transmitter holding register	FTHR	8	H'FC80	SCIF	16	2
Divisor latch L	FDLL	8	H'FC80	SCIF	16	2
Interrupt enable register	FIER	8	H'FC81	SCIF	16	2
Divisor latch H	FDLH	8	H'FC81	SCIF	16	2
Interrupt identification register	FIIR	8	H'FC82	SCIF	16	2
FIFO control register	FFCR	8	H'FC82	SCIF	16	2
Line control register	FLCR	8	H'FC83	SCIF	16	2
Modem control register	FMCR	8	H'FC84	SCIF	16	2
Line status register	FLSR	8	H'FC85	SCIF	16	2
Modem status register	FMSR	8	H'FC86	SCIF	16	2
Scratch pad register	FSCR	8	H'FC87	SCIF	16	2
SCIF control register	SCIFCR	8	H'FC88	SCIF	16	2
Host interface control register 4	HICR4	8	H'FD00	LPC	16	2
BT status register 0	BTSR0	8	H'FD02	LPC	16	2
BT status register 1	BTSR1	8	H'FD03	LPC	16	2
BT control/status register 0	BTCSR0	8	H'FD04	LPC	16	2
BT control/status register 1	BTCSR1	8	H'FD05	LPC	16	2
BT control register	BTCR	8	H'FD06	LPC	16	2
BT interrupt mask register	BTIMSR	8	H'FD07	LPC	16	2
SMIC flag register	SMICFLG	8	H'FD08	LPC	16	2
Host interface control register 5	HICR5	8	H'FD09	LPC	16	2
SMIC control/status register	SMICCSR	8	H'FD0A	LPC	16	2
SMIC data register	SMICDTR	8	H'FD0B	LPC	16	2

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
SMIC interrupt register 0	SMICIR0	8	H'FD0C	LPC	16	2
SMIC interrupt register 1	SMICIR1	8	H'FD0E	LPC	16	2
SERIRQ control register3	SIRQCR3	8	H'FD0F	LPC	16	2
Bidirectional data register 0MW	TWR0MW	8	H'FD10	LPC	16	2
Bidirectional data register 0SW	TWR0SW	8	H'FD10	LPC	16	2
Bidirectional data register 1	TWR1	8	H'FD11	LPC	16	2
Bidirectional data register 2	TWR2	8	H'FD12	LPC	16	2
Bidirectional data register 3	TWR3	8	H'FD13	LPC	16	2
Bidirectional data register 4	TWR4	8	H'FD14	LPC	16	2
Bidirectional data register 5	TWR5	8	H'FD15	LPC	16	2
Bidirectional data register 6	TWR6	8	H'FD16	LPC	16	2
Bidirectional data register 7	TWR7	8	H'FD17	LPC	16	2
Bidirectional data register 8	TWR8	8	H'FD18	LPC	16	2
Bidirectional data register 9	TWR9	8	H'FD19	LPC	16	2
Bidirectional data register 10	TWR10	8	H'FD1A	LPC	16	2
Bidirectional data register 11	TWR11	8	H'FD1B	LPC	16	2
Bidirectional data register 12	TWR12	8	H'FD1C	LPC	16	2
Bidirectional data register 13	TWR13	8	H'FD1D	LPC	16	2
Bidirectional data register 14	TWR14	8	H'FD1E	LPC	16	2
Bidirectional data register 15	TWR15	8	H'FD1F	LPC	16	2
Input data register 3	IDR3	8	H'FD20	LPC	16	2
Output data register 3	ODR3	8	H'FD21	LPC	16	2
Status register 3	STR3	8	H'FD22	LPC	16	2
SERIRQ control register 4	SIRQCR4	8	H'FD23	LPC	16	2
LPC channel 3 address register H	LADR3H	8	H'FD24	LPC	16	2
LPC channel 3 address register L	LADR3L	8	H'FD25	LPC	16	2
SERIRQ control register 0	SIRQCR0	8	H'FD26	LPC	16	2
SERIRQ control register 1	SIRQCR1	8	H'FD27	LPC	16	2
Input data register 1	IDR1	8	H'FD28	LPC	16	2
Output data register 1	ODR1	8	H'FD29	LPC	16	2
Status register 1	STR1	8	H'FD2A	LPC	16	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
SERIRQ control register 5	SIRQCR5	8	H'FD2B	LPC	16	2
Input data register 2	IDR2	8	H'FD2C	LPC	16	2
Output data register 2	ODR2	8	H'FD2D	LPC	16	2
Status register 2	STR2	8	H'FD2E	LPC	16	2
Host interface select register	HISEL	8	H'FD2F	LPC	16	2
Host interface control register 0	HICR0	8	H'FD30	LPC	16	2
Host interface control register 1	HICR1	8	H'FD31	LPC	16	2
Host interface control register 2	HICR2	8	H'FD32	LPC	16	2
Host interface control register 3	HICR3	8	H'FD33	LPC	16	2
BT data buffer	BTDTR	8	H'FD35	LPC	16	2
BT FIFO valid size register 0	BTFVSR0	8	H'FD36	LPC	16	2
BT FIFO valid size register 1	BTFVSR1	8	H'FD37	LPC	16	2
LPC channel 1, 2 address register H	LADR12H	8	H'FD38	LPC	16	2
LPC channel 1, 2 address register L	LADR12L	8	H'FD39	LPC	16	2
SCIF address register H	SCIFADRH	8	H'FD3A	LPC	16	2
SCIF address register L	SCIFADRL	8	H'FD3B	LPC	16	2
Sub-chip module stop control register BH	SUBMSTPBH	8	H'FE3E	SYSTEM	8	2
Sub-chip module stop control register BL	SUBMSTPBL	8	H'FE3F	SYSTEM	8	2
Event count status register	ECS	16	H'FE40	EVC	16	2
Event count control register	ECCR	8	H'FE42	EVC	8	2
Module stop control register A	MSTPCRA	8	H'FE43	SYSTEM	8	2
Noise canceler enable register	P6NCE	8	H'FE44	PORT	8	2
Noise canceler mode control register	P6NCMC	8	H'FE45	PORT	8	2
Noise canceler cycle setting register	NCCS	8	H'FE46	PORT	8	2
Port E output data register	PEODR	8	H'FE48	PORT	8	2
Port F output data register	PFODR	8	H'FE49	PORT	8	2
Port E input data register	PEPIN	8	H'FE4A	PORT	8	2
Port E data direction register	PEDDR	8	H'FE4A	PORT	8	2
Port F input data register	PFPIN	8	H'FE4B	PORT	8	2
Port F data direction register	PFDDR	8	H'FE4B	PORT	8	2

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port C output data register	PCODR	8	H'FE4C	PORT	8	2
Port D output data register	PDODR	8	H'FE4D	PORT	8	2
Port C input data register	PCPIN	8	H'FE4E	PORT	8	2
Port C data direction register	PCDDR	8	H'FE4E	PORT	8	2
Port D input data register	PDPIN	8	H'FE4F	PORT	8	2
Port D data direction register	PDDDR	8	H'FE4F	PORT	8	2
Flash code control/status register	FCCS	8	H'FE88	FLASH	8	2
Flash program code select register	FPCS	8	H'FE89	FLASH	8	2
Flash erase code select register	FECS	8	H'FE8A	FLASH	8	2
Flash key code register	FKEY	8	H'FE8C	FLASH	8	2
Flash MAT select register	FMATS	8	H'FE8D	FLASH	8	2
Flash transfer destination address register	FTDAR	8	H'FE8E	FLASH	8	2
I^{2}C bus control register_4	ICCR_4	8	H'FE90	IIC_4	8	2
I^{2}C bus status register_4	ICSR_4	8	H'FE91	IIC_4	8	2
I^{2}C bus data register_4	ICDR_4	8	H'FE92	IIC_4	8	2
Second slave address register_4	SARX_4	8	H'FE92	IIC_4	8	2
I^{2}C bus mode register_4	ICMR_4	8	H'FE93	IIC_4	8	2
Slave address register_4	SAR_4	8	H'FE93	IIC_4	8	2
I^{2}C bus control register_5	ICCR_5	8	H'FE94	IIC_5	8	2
I^{2}C bus status register_5	ICSR_5	8	H'FE95	IIC_5	8	2
I^{2}C bus data register_5	ICDR_5	8	H'FE96	IIC_5	8	2
Second slave address register_5	SARX_5	8	H'FE96	IIC_5	8	2
I^{2}C bus mode register_5	ICMR_5	8	H'FE97	IIC_5	8	2
Slave address register_5	SAR_5	8	H'FE97	IIC_5	8	2
Serial mode register_1	SMR_1	8	H'FE98	SCI_1	8	2
Bit rate register_1	BRR_1	8	H'FE99	SCI_1	8	2
Serial control register_1	SCR_1	8	H'FE9A	SCI_1	8	2
Transmit data register_1	TDR_1	8	H'FE9B	SCI_1	8	2
Serial status register_1	SSR_1	8	H'FE9C	SCI_1	8	2
Receive data register_1	RDR_1	8	H'FE9D	SCI_1	8	2

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Smart card mode register_1	SCMR_1	8	H'FE9E	SCI_1	8	2
A/D data register A	ADDRA	16	H'FEA0	ADC	16	2
A/D data register B	ADDRB	16	H'FEA2	ADC	16	2
A/D data register C	ADDRC	16	H'FEA4	ADC	16	2
A/D data register D	ADDRD	16	H'FEA6	ADC	16	2
A/D data register E	ADDRE	16	H'FEA8	ADC	16	2
A/D data register F	ADDRF	16	H'FEAA	ADC	16	2
A/D data register G	ADDRG	16	H'FEAC	ADC	16	2
A/D data register H	ADDRH	16	H'FEAE	ADC	16	2
A/D control/status register	ADCSR	8	H'FEB0	ADC	8	2
A/D control register	ADCR	8	H'FEB1	ADC	8	2
Serial multiplexed mode register 0	SMR0	8	H'FEB8	SMX	8	2
Serial multiplexed mode register 1	SMR1	8	H'FEB9	SMX	8	2
Port 6 pull-up MOS control register	P6PCR	8	H'FEBC	PORT	8	2
Pin function control register	PINFNCR	8	H'FEBE	PORT	8	2
Port 4 pull-up MOS control register	P4PCR	8	H'FEBF	PORT	8	2
I^2C bus control register_3	ICCR_3	8	H'FEC0	IIC_3	8	2
I^2C bus status register_3	ICSR_3	8	H'FEC1	IIC_3	8	2
I^2C bus data register_3	ICDR_3	8	H'FEC2	IIC_3	8	2
Second slave address register_3	SARX_3	8	H'FEC2	IIC_3	8	2
I^2C bus mode register_3	ICMR_3	8	H'FEC3	IIC_3	8	2
Slave address register_3	SAR_3	8	H'FEC3	IIC_3	8	2
I^2C bus control register_2	ICCR_2	8	H'FEC8	IIC_2	8	2
I^2C bus status register_2	ICSR_2	8	H'FEC9	IIC_2	8	2
I^2C bus data register_2	ICDR_2	8	H'FECA	IIC_2	8	2
Second slave address register_2	SARX_2	8	H'FECA	IIC_2	8	2
I^2C bus mode register_2	ICMR_2	8	H'FECB	IIC_2	8	2
Slave address register_2	SAR_2	8	H'FECB	IIC_2	8	2
PWMX (D/A) data register A_1	DADRA_1	16	H'FECC	PWMX_1	8	4
PWMX (D/A) control register_1	DACR_1	8	H'FECC	PWMX_1	8	2
PWMX (D/A) data register B_1	DADRB_1	16	H'FECE	PWMX_1	8	4

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
PWMX (D/A) counter_1	DACNT_1	16	H'FECE	PWMX_1	8	4
CRC control register	CRCCR	8	H'FED4	CRC	16	2
CRC data input register	CRCDIR	8	H'FED5	CRC	16	2
CRC data output register	CRCDOR	16	H'FED6	CRC	16	2
I²C bus extended control register_0	ICXR_0	8	H'FED8	IIC_0	8	2
I²C bus extended control register_1	ICXR_1	8	H'FED9	IIC_1	8	2
I²C SMBus control register	ICSMBCR	8	H'FEDB	IIC	8	2
I²C bus extended control register_2	ICXR_2	8	H'FEDC	IIC_2	8	2
I²C bus extended control register_3	ICXR_3	8	H'FEDD	IIC_3	8	2
I²C bus transfer select register	IICX3	8	H'FEDF	IIC	8	2
I²C bus extended control register_4	ICXR_4	8	H'FEE0	IIC_4	8	2
I²C bus extended control register_5	ICXR_5	8	H'FEE1	IIC_5	8	2
Keyboard comparator control register	KBCOMP	8	H'FEE4	EVC	8	2
Interrupt control register D	ICRD	8	H'FEE7	INT	8	2
Interrupt control register A	ICRA	8	H'FEE8	INT	8	2
Interrupt control register B	ICRB	8	H'FEE9	INT	8	2
Interrupt control register C	ICRC	8	H'FEEA	INT	8	2
IRQ status register	ISR	8	H'FEEB	INT	8	2
IRQ sense control register H	ISCRH	8	H'FEEC	INT	8	2
IRQ sense control register L	ISCRL	8	H'FEED	INT	8	2
DTC enable register A	DTCERA	8	H'FEEE	DTC	8	2
DTC enable register B	DTCERB	8	H'FEEF	DTC	8	2
DTC enable register C	DTCERC	8	H'FEF0	DTC	8	2
DTC enable register D	DTCERD	8	H'FEF1	DTC	8	2
DTC enable register E	DTCERE	8	H'FEF2	DTC	8	2
DTC vector register	DTVECR	8	H'FEF3	DTC	8	2
Address break control register	ABRKCR	8	H'FEF4	INT	8	2
Break address register A	BARA	8	H'FEF5	INT	8	2
Break address register B	BARB	8	H'FEF6	INT	8	2
Break address register C	BARC	8	H'FEF7	INT	8	2
IRQ enable register 16	IER16	8	H'FEF8	INT	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
IRQ status register 16	ISR16	8	H'FEF9	INT	8	2
IRQ sense control register 16H	ISCR16H	8	H'FEFA	INT	8	2
IRQ sense control register 16L	ISCR16L	8	H'FEFB	INT	8	2
IRQ sense port select register 16	ISSR16	8	H'FEFC	PORT	8	2
IRQ sense port select register	ISSR	8	H'FEFD	PORT	8	2
Port control register 0	PTCNT0	8	H'FEFE	PORT	8	2
Bus control register 2	BCR2	8	H'FF80	BSC	8	2
Wait state control register 2	WSCR2	8	H'FF81	BSC	8	2
Peripheral clock select register	PCSR	8	H'FF82	PWMX	8	2
System control register 2	SYSCR2	8	H'FF83	SYSTEM	8	2
Standby control register	SBYCR	8	H'FF84	SYSTEM	8	2
Low power control register	LPWRCR	8	H'FF85	SYSTEM	8	2
Module stop control register H	MSTPCRH	8	H'FF86	SYSTEM	8	2
Module stop control register L	MSTPCRL	8	H'FF87	SYSTEM	8	2
I^2C bus control register_1	ICCR_1	8	H'FF88	IIC_1	8	2
I^2C bus status register _1	ICSR_1	8	H'FF89	IIC_1	8	2
I^2C bus data register _1	ICDR_1	8	H'FF8E	IIC_1	8	2
Second slave address register _1	SARX_1	8	H'FF8E	IIC_1	8	2
I^2C bus mode register_1	ICMR_1	8	H'FF8F	IIC_1	8	2
Slave address register _1	SAR_1	8	H'FF8F	IIC_1	8	2
Timer interrupt enable register	TIER	8	H'FF90	FRT	8	2
Timer control/status register	TCSR	8	H'FF91	FRT	8	2
Free-running counter	FRC	16	H'FF92	FRT	16	2
Output compare register A	OCRA	16	H'FF94	FRT	16	2
Output compare register B	OCRB	16	H'FF95	FRT	16	2
Timer control register	TCR	8	H'FF96	FRT	16	2
Timer output compare control register	TOCR	8	H'FF97	FRT	16	2
Output compare register AR	OCRAR	16	H'FF98	FRT	16	2
Output compare register AF	OCRAF	16	H'FF9A	FRT	16	2
PWMX (D/A) data register A_0	DADRA_0	16	H'FFA0	PWMX_0	8	4
PWMX (D/A) control register_0	DACR_0	8	H'FFA0	PWMX_0	8	2

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
PWMX (D/A) data register B_0	DADRB_0	16	H'FFA6	PWMX_0	8	4
PWMX (D/A) counter_0	DACNT_0	16	H'FFA6	PWMX_0	8	4
Timer control/status register _0 (read)	TCSR_0	8	H'FFA8	WDT_0	16	2
Timer control/status register _0 (write)	TCSR_0	16	H'FFA8	WDT_0	16	2
Timer counter_0 (read)	TCNT_0	8	H'FFA9	WDT_0	16	2
Timer counter_0 (write)	TCNT_0	16	H'FFA8	WDT_0	16	2
Port A output data register	PAODR	8	H'FFAA	PORT	8	2
Port A input data register	PAPIN	8	H'FFAB	PORT	8	2
Port A data direction register	PADDR	8	H'FFAB	PORT	8	2
Port 1 pull-up MOS control register	P1PCR	8	H'FFAC	PORT	8	2
Port 2 pull-up MOS control register	P2PCR	8	H'FFAD	PORT	8	2
Port 3 pull-up MOS control register	P3PCR	8	H'FFAE	PORT	8	2
Port 1 data direction register	P1DDR	8	H'FFB0	PORT	8	2
Port 2 data direction register	P2DDR	8	H'FFB1	PORT	8	2
Port 1 data register	P1DR	8	H'FFB2	PORT	8	2
Port 2 data register	P2DR	8	H'FFB3	PORT	8	2
Port 3 data direction register	P3DDR	8	H'FFB4	PORT	8	2
Port 4 data direction register	P4DDR	8	H'FFB5	PORT	8	2
Port 3 data register	P3DR	8	H'FFB6	PORT	8	2
Port 4 data register	P4DR	8	H'FFB7	PORT	8	2
Port 5 data direction register	P5DDR	8	H'FFB8	PORT	8	2
Port 6 data direction register	P6DDR	8	H'FFB9	PORT	8	2
Port 5 data register	P5DR	8	H'FFBA	PORT	8	2
Port 6 data register	P6DR	8	H'FFBB	PORT	8	2
Port B output data register	PBODR	8	H'FFBC	PORT	8	2
Port B input data register	PBPIN	8	H'FFBD	PORT	8	2
Port 8 data direction register	P8DDR	8	H'FFBD	PORT	8	2
Port 7 input data register	P7PIN	8	H'FFBE	PORT	8	2
Port B data direction register	PBDDR	8	H'FFBE	PORT	8	2
Port 8 data register	P8DR	8	H'FFBF	PORT	8	2
Port 9 data direction register	P9DDR	8	H'FFC0	PORT	8	2

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Port 9 data register	P9DR	8	H'FFC1	PORT	8	2
Interrupt enable register	IER	8	H'FFC2	INT	8	2
Serial timer control register	STCR	8	H'FFC3	SYSTEM	8	2
System control register	SYSCR	8	H'FFC4	SYSTEM	8	2
Mode control register	MDCR	8	H'FFC5	SYSTEM	8	2
Bus control register	BCR	8	H'FFC6	BSC	8	2
Wait state control register	WSCR	8	H'FFC7	BSC	8	2
Timer control register_0	TCR_0	8	H'FFC8	TMR_0	8	2
Timer control register_1	TCR_1	8	H'FFC9	TMR_1	8	2
Timer control/status register_0	TCSR_0	8	H'FFCA	TMR_0	8	2
Timer control/status register_1	TCSR_1	8	H'FFCB	TMR_1	8	2
Time constant register A_0	TCORA_0	8	H'FFCC	TMR_0	8	2
Time constant register A_1	TCORA_1	8	H'FFCD	TMR_1	8	2
Time constant register B_0	TCORB_0	8	H'FFCE	TMR_0	8	2
Time constant register B_1	TCORB_1	8	H'FFCF	TMR_1	8	2
Timer counter_0	TCNT_0	8	H'FFD0	TMR_0	8	2
Timer counter_1	TCNT_1	8	H'FFD1	TMR_1	8	2
I^2C bus control register_0	ICCR_0	8	H'FFD8	IIC_0	8	2
I^2C bus status register_0	ICSR_0	8	H'FFD9	IIC_0	8	2
I^2C bus data register_0	ICDR_0	8	H'FFDE	IIC_0	8	2
Second slave address register_0	SARX_0	8	H'FFDE	IIC_0	8	2
I^2C bus mode register_0	ICMR_0	8	H'FFDF	IIC_0	8	2
Slave address register_0	SAR_0	8	H'FFDF	IIC_0	8	2
Serial mode register_3	SMR_3	8	H'FFE0	SCI_3	8	2
Bit rate register_3	BRR_3	8	H'FFE1	SCI_3	8	2
Serial control register_3	SCR_3	8	H'FFE2	SCI_3	8	2
Transmit data register_3	TDR_3	8	H'FFE3	SCI_3	8	2
Serial status register_3	SSR_3	8	H'FFE4	SCI_3	8	2
Receive data register_3	RDR_3	8	H'FFE5	SCI_3	8	2
Smart card mode register_3	SCMR_3	8	H'FFE6	SCI_3	8	2
Timer control/ status register_1 (read)	TCSR_1	8	H'FFEA	WDT_1	16	2

RENESAS

Register Name	Abbreviation	Number of Bits	Address	Module	Data Bus Width	Number of Access States
Timer control/ status register_1 (write)	TCSR_1	16	H'FFEA	WDT_1	16	2
Timer counter_1 (read)	TCNT_1	8	H'FFEB	WDT_1	16	2
Timer counter_1 (write)	TCNT_1	16	H'FFEA	WDT_1	16	2
Timer control register_X	TCR_X	8	H'FFF0	TMR_X	8	2
Timer control/status register_X	TCSR_X	8	H'FFF1	TMR_X	8	2
Timer counter_X	TCNT_X	8	H'FFF4	TMR_X	8	2
Time constant register A_X	TCORA_X	8	H'FFF6	TMR_X	8	2
Time constant register B_X	TCORB_X	8	H'FFF7	TMR_X	8	2
Timer control register_Y	TCR_Y	8	H'FFF0	TMR_Y	8	2
Timer control/status register_Y	TCSR_Y	8	H'FFF1	TMR_Y	8	2
Time constant register A_Y	TCORA_Y	8	H'FFF2	TMR_Y	8	2
Time constant register B_Y	TCORB_Y	8	H'FFF3	TMR_Y	8	2
Timer counter_Y	TCNT_Y	8	H'FFF4	TMR_Y	8	2
Timer connection register S	TCONRS	8	H'FFFE	TMR	8	2

RENESAS

25.2   Register Bits

Register addresses and bit names of the on-chip peripheral modules are described below.

Each line covers eight bits, so 16-bit registers are shown as 2 lines.

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
FRBR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	SCIF
FTHR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
FDLL	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
FIER	—	—	—	—	EDSSI	ELSI	ETBEI	ERBFI	
FDLH	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
FIIR	FIFOE1	FIFOE0	—	—	INTID2	INTID1	INTID0	INTPEND	
FFCR	RCVRTRIG1	RCVRTRIG0	—	—	DMAMODE	XMITFRST	RCVRFRST	FIFOE	
FLCR	DLAB	BREAK	STICKPARITY	EPS	PEN	STOP	CLS1	CLS0	
FMCR	—	—	—	LOOPBACK	OUT2	OUT1	RTS	DTR	
FLSR	RXFIFOERR	TEMT	THRE	BI	FE	PE	OE	DR	
FMSR	DCR	RI	DSR	CTS	DDCD	TERI	DDSR	DCTS	
FSCR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SCIFCR	SCIFOE1	SCIFOE0	bit 5	OUT2LOOP	CKSEL1	CKSEL0	SCIFRST	REGRST	
HICR4	LADR12SEL	—	—	—	SWENBL	KCSENBL	SMCENBL	BTENBL	LPC
BTSR0	—	—	—	FRDI	HRDI	HWRI	HBTWI	HBTRI	
BTSR1	—	HRSTI	IRQCRI	BEVTI	B2HI	H2BI	CRRPI	CRWPI	
BTCSR0	—	FSEL1	FSEL0	FRDIE	HRDIE	HWRIE	HBTWIE	HBTRIE	
BTCSR1	RSTRENBL	HRSTIE	IRQCRIE	BEVTIE	B2HIE	H2BIE	CRRPIE	CRWPIE	
BTCR	B_BUSY	H_BUSY	OEM0	BEVT_ATN	B2H_ATN	H2B_ATN	CLR_RD_ PTR	CLR_WR_ PTR	
BTIMSR	BMC_ HWRST	—	—	OEM3	OEM2	OEM1	B2H_IRQ	B2H_IRQ_ EN	
SMICFLG	RX_DATA_ RDY	TX_DATA_ RDY	—	SMI	SEVT_ATN	SMS_ATN	—	BUSY	
HICR5	—	—	—	—	—	—	SCIFE	—	
SMICCSR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SMICDTR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SMICIR0	—	—	—	HDTWI	HDTRI	STARI	CTLWI	BUSYI	

RENESAS

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
SMICIR1	—	—	—	HDTWIE	HDTRIE	STARIE	CTLWIE	BUSYIE	LPC
SIRQCR3	—	—	—	—	SC0SIRQ3	SC0SIRQ2	SC0SIRQ1	SC0SIRQ0	
TWR0MW	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR0SW	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR4	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR5	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR6	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR7	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR8	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR9	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR10	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR11	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR12	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR13	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR14	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TWR15	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
IDR3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
ODR3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
STR3*[1]	IBF3B	OBF3B	MWMF	SWMF	C/$\overline{\text{D}}$3	DBU32	IBF3A	OBF3A	
STR3*[2]	DBU37	DBU36	DBU35	DBU34	C/$\overline{\text{D}}$3	DBU32	IBF3A	OBF3A	
SIRQCR4	IRQ15E	IRQ14E	IRQ13E	IRQ8E	IRQ7E	IRQ5E	IRQ4E	IRQ3E	
LADR3H	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
LADR3L	bit 7	bit 6	bit 5	bit 4	bit 3	—	bit 1	TWRE	
SIRQCR0	Q/C	SELREQ	IEDIR2	SMIE3B	SMIE3A	SMIE2	IRQ12E1	IRQ1E1	
SIRQCR1	IRQ11E3	IRQ10E3	IRQ9E3	IRQ6E3	IRQ11E2	IRQ10E2	IRQ9E2	IRQ6E2	
IDR1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
ODR1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
STR1	DBU17	DBU16	DBU15	DBU14	C/$\overline{\text{D}}$1	DBU12	IBF1	OBF1	
SIRQCR5	SELIRQ15	SELIRQ14	SELIRQ13	SELIRQ8	SELIRQ7	SELIRQ5	SELIRQ4	SELIRQ3	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
IDR2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	LPC
ODR2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
STR2	DBU27	DBU26	DBU25	DBU24	C/$\overline{\text{D}}$2	DBU22	IBF2	OBF2	
HISEL	SELSTR3	SELIRQ11	SELIRQ10	SELIRQ9	SELIRQ6	SELSMI	SELIRQ12	SELIRQ1	
HICR0	LPC3E	LPC2E	LPC1E	FGA20E	SDWNE	PMEE	LSMIE	LSCIE	
HICR1	LPCBSY	CLKREQ	IRQBSY	LRSTB	SDWNB	PMEB	LSMIB	LSCIB	
HICR2	GA20	LRST	SDWN	ABRT	IBFIE3	IBFIE2	IBFIE1	ERRIE	
HICR3	LFRAME	CLKRUN	SERIRQ	LRESET	LPCPD	PME	LSMI	LSCI	
SIRQCR2	IEDIR3	—	—	—	—	—	—	—	
BTDTR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
BTFVSR0	N7	N6	N5	N4	N3	N2	N1	N0	
BTFVSR1	N7	N6	N5	N4	N3	N2	N1	N0	
LADR12H	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
LADR12L	bit 7	bit 6	bit 5	bit 4	bit 3	—	bit 1	bit 0	
SCIFADRH	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
SCIFADRL	bit 7	bit 6	bit 5	bit 4	bit 3	—	—	—	
SUBMSTPBH	SMSTPB15	SMSTPB14	SMSTPB13	SMSTPB12	SMSTPB11	SMSTPB10	SMSTPB9	SMSTPB8	SYSTEM
SUBMSTPBL	SMSTPB7	SMSTPB6	SMSTPB5	SMSTPB4	SCIF	SMSTPB2	LPC	SMSTPB0	
ECS	E15	E14	E13	E12	E11	E10	E9	E8	EVC
	E7	E6	E5	E4	E3	E2	E1	E0	
ECCR	EDSB	—	—	—	ECSB3	ECSB2	ECSB1	ECSB0	
MSTPCRA	MSTPA7	MSTPA6	MSTPA5	MSTPA4	MSTPA3	MSTPA2	MSTPA1	MSTPA0	SYSTEM
P6NCE	P67NCE	P66NCE	P65NCE	P64NCE	P63NCE	P62NCE	P61NCE	P60NCE	PORT
P6NCMC	P67NCMC	P66NCMC	P65NCMC	P64NCMC	P63NCMC	P62NCMC	P61NCMC	P60NCMC	
NCCS	—	—	—	—	—	NCCK2	NCCK1	NCCK0	
PEODR	PE7ODR	PE6ODR	PE5ODR	PE4ODR	PE3ODR	PE2ODR	PE1ODR	PE0ODR	
PFODR	—	—	—	—	PF3ODR	PF2ODR	PF0ODR	PF0ODR	
PEPIN	PE7PIN	PE6PIN	PE5PIN	PE4PIN	PE3PIN	PE2PIN	PE1PIN	PE0PIN	
PEDDR	PE7DDR	PE6DDR	PE5DDR	PE4DDR	PE3DDR	PE2DDR	PE1DDR	PE0DDR	
PFPIN	—	—	—	—	PF3PIN	PF2PIN	PF1PIN	PF0PIN	
PFDDR	—	—	—	—	PF3DDR	PF2DDR	PF1DDR	PF0DDR	
PCODR	PC7ODR	PC6ODR	PC5ODR	PC4ODR	PC3ODR	PC2ODR	PC1ODR	PC0ODR	

RENESAS

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
PDODR	PD7ODR	PD6ODR	PD5ODR	PD4ODR	PD3ODR	PD2ODR	PD1ODR	PD0ODR	PORT
PCPIN	PC7PIN	PC6PIN	PC5PIN	PC4PIN	PC3PIN	PC2PIN	PC1PIN	PC0PIN	
PCDDR	PC7DDR	PC6DDR	PC5DDR	PC4DDR	PC3DDR	PC2DDR	PC1DDR	PC0DDR	
PDPIN	PD7PIN	PD6PIN	PD5PIN	PD4PIN	PD3PIN	PD2PIN	PD1PIN	PD0PIN	
PDDDR	PD7DDR	PD6DDR	PD5DDR	PD4DDR	PD3DDR	PD2DDR	PD1DDR	PD0DDR	
FCCS	FWE	—	—	FLER	WEINTE	—	—	SCO	FLASH
FPCS	—	—	—	—	—	—	—	PPVS	
FECS	—	—	—	—	—	—	—	EPVB	
FKEY	K7	K6	K5	K4	K3	K2	K1	K0	
FMATS	MS7	MS6	MS5	MS4	MS3	MS2	MS1	MS0	
FTDAR	TDER	TDA6	TDA5	TDA4	TDA3	TDA2	TDA1	TDA0	
ICCR_4	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_4
ICSR_4	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
ICDR_4	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SARX_4	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_4	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_4	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
ICCR_5	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_5
ICSR_5	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
ICDR_5	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SARX_5	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_5	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_5	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
SMR_1[*3]	C/$\overline{\text{A}}$ (GM)	CHR (BLK)	PE (PE)	O/$\overline{\text{E}}$ (O/$\overline{\text{E}}$)	STOP (BCP1)	MP (BCP0)	CKS1 (CKS1)	CKS0 (CKS0)	SCI_1
BRR_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SCR_1	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0	
TDR_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SSR_1[*3]	TDRE (TDRE)	RDRF (RRF)	ORER (ORER)	FER (ERS)	PER (PER)	TEND (TEND)	MPB (MPB)	MPBT (MPBT)	
RDR_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SCMR_1	—	—	—	—	SDIR	SINV	—	SMIF	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ADDRA	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	ADC
	AD1	AD0	—	—	—	—	—	—	
ADDRB	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRC	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRD	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRE	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRF	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRG	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADDRH	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	
	AD1	AD0	—	—	—	—	—	—	
ADCSR	ADF	ADIE	ADST	—	—	CH2	CH1	CH0	
ADCR	TRGS1	TRGS0	SCANE	SCANS	CKS1	CKS0	ADSTCLR	EXTRGS	
SMR0	DCD1	RI1	DSR1	SME	—	SM2	SM1	SM0	SMX
SMR1	CTS1	DTR1	RTS1	CTS3	—	RTS3	—	—	
P6PCR	P67PCR	P66PCR	P65PCR	P64PCR	P63PCR	P62PCR	P61PCR	P60PCR	PORT
PINFNCR	—	—	—	—	—	SERIRQ OFF	LPCPD OFF	CLKRUN OFF	
P4PCR	P47PCR	P46PCR	P45PCR	P44PCR	P43PCR	P42PCR	P41PCR	P40PCR	
ICCR_3	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_3
ICSR_3	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
ICDR_3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SARX_3	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_3	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_3	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
ICCR_2	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_2
ICSR_2	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	

RENESAS

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
ICDR_2	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	IIC_2
SARX_2	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_2	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_2	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
DADRA_1	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	PWMX_1
	DA5	DA4	DA3	DA2	DA1	DA0	CFS	—	
DACR_1	—	PWME	—	—	OEB	OEA	OS	CKS	
DADRB_1	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	
	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	
DACNT_1	UC7	UC6	UC5	UC4	UC3	UC2	UC1	UC0	
	UC8	UC9	UC10	UC11	UC12	UC13	—	REGS	
CRCCR	DORCLR	—	—	—	—	LMS	G1	G0	CRC
CRCDIR	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
CRCDOR	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
ICXR_0	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_0
ICXR_1	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_1
ICSMBCR	SMB5E	SMB4E	SMB3E	SMB2E	SMB1E	SMB0E	FSEL1	FSEL0	IIC
ICXR_2	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_2
ICXR_3	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_3
IICX3	—	—	—	—	TCSS	IICX5	IICX4	IICX3	IIC
ICXR_4	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_4
ICXR_5	STOPIM	HNDS	ICDRF	ICDRE	ALIE	ALSL	FNC1	FNC0	IIC_5
KBCOMP	EVENTE	—	—	—	—	—	—	—	EVC
ICRD	ICRD7	ICRD6	—	—	—	—	ICRD1	—	INT
ICRA	ICRA7	ICRA6	ICRA5	ICRA4	ICRA3	ICRA2	ICRA1	ICRA0	
ICRB	ICRB7	ICRB6	—	ICRB4	ICRB3	ICRB2	ICRB1	ICRB0	
ICRC	ICRC7	ICRC6	ICRC5	ICRC4	ICRC3	ICRC2	ICRC1	—	
ISR	IRQ7F	IRQ6F	IRQ5F	IRQ4F	IRQ3F	IRQ2F	IRQ1F	IRQ0F	
ISCRH	IRQ7SCB	IRQ7SCA	IRQ6SCB	IRQ6SCA	IRQ5SCB	IRQ5SCA	IRQ4SCB	IRQ4SCA	
ISCRL	IRQ3SCB	IRQ3SCA	IRQ2SCB	IRQ2SCA	IRQ1SCB	IRQ1SCA	IRQ0SCB	IRQ0SCA	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
DTCERA	DTCEA7	DTCEA6	DTCEA5	DTCEA4	DTCEA3	—	—	—	DTC
DTCERB	—	DTCEB6	DTCEB5	—	—	—	—	—	
DTCERC	—	—	—	DTCEC4	—	DTCEC2	DTCEC1	DTCEC0	
DTCERD	DTCED7	—	—	DTCED4	DTCED3	—	—	—	
DTCERE	—	—	—	—	DTCEE3	DTCEE2	DTCEE1	DTCEE0	
DTVECR	SWDTE	DTVEC6	DTVEC5	DTVEC4	DTVEC3	DTVEC2	DTVEC1	DTVEC0	
ABRKCR	CMF	—	—	—	—	—	—	BIE	INT
BARA	A23	A22	A21	A20	A19	A18	A17	A16	
BARB	A15	A14	A13	A12	A11	A10	A9	A8	
BARC	A7	A6	A5	A4	A3	A2	A1	—	
IER16	IRQ15E	IRQ14E	IRQ13E	IRQ12E	IRQ11E	IRQ10E	IRQ9E	IRQ8E	
ISR16	IRQ15F	IRQ14F	IRQ13F	IRQ12F	IRQ11F	IRQ10F	IRQ9F	IRQ8F	
ISCR16H	IRQ15SCB	IRQ15SCA	IRQ14SCB	IRQ14SCA	IRQ13SCB	IRQ13SCA	IRQ12SCB	IRQ12SCA	
ISCR16L	IRQ11SCB	IRQ11SCA	IRQ10SCB	IRQ10SCA	IRQ9SCB	IRQ9SCA	IRQ8SCB	IRQ8SCA	
ISSR16	ISS15	ISS14	ISS13	ISS12	ISS11	ISS10	ISS9	ISS8	PORT
ISSR	ISS7	ISS6	ISS5	ISS4	ISS3	ISS2	ISS1	ISS0	
PTCNT0	SCPESEL1	SCPFSEL3	—	—	—	—	OBE	—	
BCR2	—	—	—	—	ADFULLE	EXCKS	—	—	BSC
WSCR2	WMS10	WC11	WC10	—	—	—	—	—	
PCSR	PWCKX1B	PWCKX1A	PWCKX0B	PWCKX0A	PWCKX1C	—	—	PWCKX0C	PWMX
SYSCR2	—	—	—	—	ADMXE	—	—	—	SYSTEM
SBYCR	SSBY	STS2	STS1	STS0	DTSPEED	SCK2	SCK1	SCK0	
LPWRCR	—	—	NESEL	EXCLE	—	PNCCS	PNCAH	—	
MSTPCRH	MSTP15	MSTP14	MSTP13	MSTP12	MSTP11	MSTP10	MSTP9	MSTP8	
MSTPCRL	MSTP7	MSTP6	MSTP5	MSTP4	MSTP3	MSTP2	MSTP1	MSTP0	
ICCR_1	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_1
ICSR_1	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
ICDR_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SARX_1	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_1	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_1	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	

RENESAS

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TIER	—	—	—	—	OCIAE	OCIBE	OVIE	—	FRT
TCSR	—	—	—	—	OCFA	OCFB	OVF	CCLRA	
FRC	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
OCRA	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
OCRB	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCR	—	—	—	—	—	—	CKS1	CKS0	
TOCR	—	OCRAMS	ICRS	OCRS	—	—	—	—	
OCRAR	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
OCRAF	bit 15	bit 14	bit 13	bit 12	bit 11	bit 10	bit 9	bit 8	
	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
DADRA_0	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	PWMX_0
	DA5	DA4	DA3	DA2	DA1	DA0	CFS	—	
DACR_0	—	PWME	—	—	OEB	OEA	OS	CKS	
DADRB_0	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	
	DA5	DA4	DA3	DA2	DA1	DA0	CFS	REGS	
DACNT_0	UC7	UC6	UC5	UC4	UC3	UC2	UC1	UC0	
	UC8	UC9	UC10	UC11	UC12	UC13	—	REGS	
TCSR_0	OVF	WT/$\overline{\text{IT}}$	TME	—	RST/$\overline{\text{NMI}}$	CKS2	CKS1	CKS0	WDT_0
TCNT_0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
PAODR	PA7ODR	PA6ODR	PA5ODR	PA4ODR	PA3ODR	PA2ODR	PA1ODR	PA0ODR	PORT
PAPIN	PA7PIN	PA6PIN	PA5PIN	PA4PIN	PA3PIN	PA2PIN	PA1PIN	PA0PIN	
PADDR	PA7DDR	PA6DDR	PA5DDR	PA4DDR	PA3DDR	PA2DDR	PA1DDR	PA0DDR	
P1PCR	P17PCR	P16PCR	P15PCR	P14PCR	P13PCR	P12PCR	P11PCR	P10PCR	
P2PCR	P27PCR	P26PCR	P25PCR	P24PCR	P23PCR	P22PCR	P21PCR	P20PCR	
P3PCR	P37PCR	P36PCR	P35PCR	P34PCR	P33PCR	P32PCR	P31PCR	P30PCR	
P1DDR	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR	
P2DDR	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR	
P1DR	P17DR	P16DR	P15DR	P14DR	P13DR	P12DR	P11DR	P10DR	

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
P2DR	P27DR	P26DR	P25DR	P24DR	P23DR	P22DR	P21DR	P20DR	PORT
P3DDR	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR	
P4DDR	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR	
P3DR	P37DR	P36DR	P35DR	P34DR	P33DR	P32DR	P31DR	P30DR	
P4DR	P47DR	P46DR	P45DR	P44DR	P43DR	P42DR	P41DR	P40DR	
P5DDR	P57DDR	P56DDR	P55DDR	P54DDR	P53DDR	P52DDR	P51DDR	P50DDR	
P6DDR	P67DDR	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR	
P5DR	P57DR	P56DR	P55DR	P54DR	P53DR	P52DR	P51DR	P50DR	
P6DR	P67DR	P66DR	P65DR	P64DR	P63DR	P62DR	P61DR	P60DR	
PBODR	PB7ODR	PB6ODR	PB5ODR	PB4ODR	PB3ODR	PB2ODR	PB1ODR	PB0ODR	
PBPIN	PB7PIN	PB6PIN	PB5PIN	PB4PIN	PB3PIN	PB2PIN	PB1PIN	PB0PIN	
P8DDR	P87DDR	P86DDR	P85DDR	P84DDR	P83DDR	P82DDR	P81DDR	P80DDR	
P7PIN	P77PIN	P76PIN	P75PIN	P74PIN	P73PIN	P72PIN	P71PIN	P70PIN	
PBDDR	PB7DDR	PB6DDR	PB5DDR	PB4DDR	PB3DDR	PB2DDR	PB1DDR	PB0DDR	
P8DR	P87DR	P86DR	P85DR	P84DR	P83DR	P82DR	P81DR	P80DR	
P9DDR	P97DDR	P96DDR	P95DDR	P94DDR	P93DDR	P92DDR	P91DDR	P90DDR	
P9DR	P97DR	P96DR	P95DR	P94DR	P93DR	P92DR	P91DR	P90DR	
IER	IRQ7E	IRQ6E	IRQ5E	IRQ4E	IRQ3E	IRQ2E	IRQ1E	IRQ0E	INT
STCR	IICX2	IICX1	IICX0	—	FLSHE	—	ICKS1	ICKS0	SYSTEM
SYSCR	CS256E	IOSE	INTM1	INTM0	XRST	NMIEG	—	RAME	
MDCR	EXPE	—	—	—	—	MDS2	MDS1	—	
BCR	—	ICIS	BRSTRM	BRSTS1	BRSTS0	—	IOS1	IOS0	BSC
WSCR	ABW256	AST256	ABW	AST	WMS1	WMS0	WC1	WC0	
TCR_0	CMIEB	CMIEA	OVIE	—	—	CKS2	CKS1	CKS0	TMR_0,1
TCR_1	CMIEB	CMIEA	OVIE	—	—	CKS2	CKS1	CKS0	
TCSR_0	CMFB	CMFA	OVF	ADTE	—	—	—	—	
TCSR_1	CMFB	CMFA	OVF	—	—	—	—	—	
TCORA_0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORA_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORB_0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORB_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCNT_0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	

RENESAS

Register Abbreviation	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Module
TCNT_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	TMR_0,1
ICCR_0	ICE	IEIC	MST	TRS	ACKE	BBSY	IRIC	SCP	IIC_0
ICSR_0	ESTP	STOP	IRTR	AASX	AL	AAS	ADZ	ACKB	
ICDR_0	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SARX_0	SVAX6	SVAX5	SVAX4	SVAX3	SVAX2	SVAX1	SVAX0	FSX	
ICMR_0	MLS	WAIT	CKS2	CKS1	CKS0	BC2	BC1	BC0	
SAR_0	SVA6	SVA5	SVA4	SVA3	SVA2	SVA1	SVA0	FS	
SMR_3*[3]	C/$\overline{\text{A}}$ (GM)	CHR (BLK)	PE (PE)	O/$\overline{\text{E}}$ (O/$\overline{\text{E}}$)	STOP (BCP1)	MP (BCP0)	CKS1 (CKS1)	CKS0 (CKS0)	SCI_3
BRR_3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SCR_3	TIE	RIE	TE	RE	MPIE	TIE	CKE1	CKE0	
TDR_3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SSR_3*[3]	TDRE (TDRE)	RDRF (RDRF)	ORER (ORER)	FER (ERS)	PER (PER)	TEND (TEND)	MPB (MPB)	MPBT (MPBT)	
RDR_3	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
SCMR_3	—	—	—	—	SDIR	SINV	—	SMIF	
TCSR_1	OVF	WT/$\overline{\text{IT}}$	TME	PSS	RST/$\overline{\text{NMI}}$	CKS2	CKS1	CKS0	WDT_1
TCNT_1	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCR_X	CMIEB	CMIEA	OVIE	—	—	CKS2	CKS1	CKS0	TMR_X,Y
TCSR_X	CMFB	CMFA	OVF	—	—	—	—	—	
TCNT_X	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORA_X	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORB_X	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCR_Y	CMIEB	CMIEA	OVIE	—	—	CKS2	CKS1	CKS0	
TCSR_Y	CMFB	CMFA	OVF	—	—	—	—	—	
TCORA_Y	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCORB_Y	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCNT_Y	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	
TCONRS	TMRX/Y	—	—	—	—	—	—	—	

Notes: 1. When TWRE = 1 or SELSTR3 = 0
        2. When TWRE = 0 and SELSTR3 = 1
        3. Some Bits have different names in normal mode and smart card interface mode. The
            Bit name in smart card interface mode is enclosed in parentheses.

RENESAS

25.3   Register States in Each Operating Mode

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
FRBR	Initialized	Initialized	—	—	—	—	Initialized	SCIF
FTHR	Initialized	Initialized	—	—	—	—	Initialized	
FDLL	Initialized	Initialized	—	—	—	—	Initialized	
FIER	Initialized	Initialized	—	—	—	—	Initialized	
FDLH	Initialized	Initialized	—	—	—	—	Initialized	
FIIR	Initialized	Initialized	—	—	—	—	Initialized	
FFCR	Initialized	Initialized	—	—	—	—	Initialized	
FLCR	Initialized	Initialized	—	—	—	—	Initialized	
FMCR	Initialized	Initialized	—	—	—	—	Initialized	
FLSR	Initialized	Initialized	—	—	—	—	Initialized	
FMSR	Initialized	Initialized	—	—	—	—	Initialized	
FSCR	Initialized	Initialized	—	—	—	—	Initialized	
SCIFCR	Initialized	Initialized	—	—	—	—	Initialized	
HICR4	Initialized	Initialized	—	—	—	—	Initialized	LPC
BTSR0	Initialized	Initialized	—	—	—	—	Initialized	
BTSR1	Initialized	Initialized	—	—	—	—	Initialized	
BTCSR0	Initialized	Initialized	—	—	—	—	Initialized	
BTCSR1	Initialized	Initialized	—	—	—	—	Initialized	
BTCR	Initialized	Initialized	—	—	—	—	Initialized	
BTIMSR	Initialized	Initialized	—	—	—	—	Initialized	
SMICFLG	Initialized	Initialized	—	—	—	—	Initialized	
HICR5	Initialized	Initialized	—	—	—	—	Initialized	
SMICCSR	—	—	—	—	—	—	—	
SMICDTR	—	—	—	—	—	—	—	
SMICIR0	Initialized	Initialized	—	—	—	—	Initialized	
SMICIR1	Initialized	Initialized	—	—	—	—	Initialized	
SIRQCR3	Initialized	Initialized	—	—	—	—	Initialized	
TWR0MW	—	—	—	—	—	—	—	
TWR0SW	—	—	—	—	—	—	—	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
TWR1	—	—	—	—	—	—	—	LPC
TWR2	—	—	—	—	—	—	—	
TWR3	—	—	—	—	—	—	—	
TWR4	—	—	—	—	—	—	—	
TWR5	—	—	—	—	—	—	—	
TWR6	—	—	—	—	—	—	—	
TWR7	—	—	—	—	—	—	—	
TWR8	—	—	—	—	—	—	—	
TWR9	—	—	—	—	—	—	—	
TWR10	—	—	—	—	—	—	—	
TWR11	—	—	—	—	—	—	—	
TWR12	—	—	—	—	—	—	—	
TWR13	—	—	—	—	—	—	—	
TWR14	—	—	—	—	—	—	—	
TWR15	—	—	—	—	—	—	—	
IDR3	—	—	—	—	—	—	—	
ODR3	—	—	—	—	—	—	—	
STR3	Initialized	Initialized	—	—	—	—	Initialized	
SIRQCR4	Initialized	Initialized	—	—	—	—	Initialized	
LADR3H	Initialized	Initialized	—	—	—	—	Initialized	
LADR3L	Initialized	Initialized	—	—	—	—	Initialized	
SIRQCR0	Initialized	Initialized	—	—	—	—	Initialized	
SIRQCR1	Initialized	Initialized	—	—	—	—	Initialized	
IDR1	—	—	—	—	—	—	—	
ODR1	—	—	—	—	—	—	—	
STR1	Initialized	Initialized	—	—	—	—	Initialized	
SIRQCR5	Initialized	Initialized	—	—	—	—	Initialized	
IDR2	—	—	—	—	—	—	—	
ODR2	—	—	—	—	—	—	—	
STR2	Initialized	Initialized	—	—	—	—	Initialized	
HISEL	Initialized	Initialized	—	—	—	—	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
HICR0	Initialized	Initialized	—	—	—	—	Initialized	LPC
HICR1	Initialized	Initialized	—	—	—	—	Initialized	
HICR2	Initialized	Initialized	—	—	—	—	Initialized	
HICR3	—	—	—	—	—	—	—	
SIRQCR2	Initialized	Initialized	—	—	—	—	Initialized	
BTDTR	—	—	—	—	—	—	—	
BTFVSR0	Initialized	Initialized	—	—	—	—	Initialized	
BTFVSR1	Initialized	Initialized	—	—	—	—	Initialized	
LADR12H	Initialized	Initialized	—	—	—	—	Initialized	
LADR12L	Initialized	Initialized	—	—	—	—	Initialized	
SCIFADRH	Initialized	Initialized	—	—	—	—	Initialized	
SCIFADRL	Initialized	Initialized	—	—	—	—	Initialized	
SUBMSTPBH	Initialized	Initialized	—	—	—	—	Initialized	SYSTEM
SUBMSTPBL	Initialized	Initialized	—	—	—	—	Initialized	
ECS	Initialized	Initialized	—	—	—	—	Initialized	EVC
ECCR	Initialized	Initialized	—	—	—	—	Initialized	
MSTPCRA	Initialized	Initialized	—	—	—	—	Initialized	SYSTEM
P6NCE	Initialized	Initialized	—	—	—	—	Initialized	PORT
P6NCMC	Initialized	Initialized	—	—	—	—	Initialized	
NCCS	Initialized	Initialized	—	—	—	—	Initialized	
PEODR	Initialized	Initialized	—	—	—	—	Initialized	
PFODR	—	—	—	—	—	—	Initialized	
PEPIN	—	—	—	—	—	—	—	
PEDDR	Initialized	Initialized	—	—	—	—	Initialized	
PFPIN	—	—	—	—	—	—	—	
PFDDR	Initialized	—	—	—	—	—	Initialized	
PCODR	Initialized	Initialized	—	—	—	—	Initialized	
PDODR	Initialized	Initialized	—	—	—	—	Initialized	
PCPIN	—	—	—	—	—	—	—	
PCDDR	Initialized	Initialized	—	—	—	—	Initialized	
PDPIN	—	—	—	—	—	—	—	
PDDDR	Initialized	Initialized	—	—	—	—	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
FCCS	Initialized	Initialized	—	—	—	—	Initialized	FLASH
FPCS	Initialized	Initialized	—	—	—	—	Initialized	
FECS	Initialized	Initialized	—	—	—	—	Initialized	
FKEY	Initialized	Initialized	—	—	—	—	Initialized	
FMATS	Initialized	Initialized	—	—	—	—	Initialized	
FTDAR	Initialized	Initialized	—	—	—	—	Initialized	
ICCR_4	Initialized	Initialized	—	—	—	—	Initialized	IIC_4
ICSR_4	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_4	—	—	—	—	—	—	—	
SARX_4	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_4	Initialized	Initialized	—	—	—	—	Initialized	
SAR_4	Initialized	Initialized	—	—	—	—	Initialized	
ICCR_5	Initialized	Initialized	—	—	—	—	Initialized	IIC_5
ICSR_5	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_5	—	—	—	—	—	—	—	
SARX_5	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_5	Initialized	Initialized	—	—	—	—	Initialized	
SAR_5	Initialized	Initialized	—	—	—	—	Initialized	
SMR_1	Initialized	Initialized	—	—	—	—	Initialized	SCI_1
BRR_1	Initialized	Initialized	—	—	—	—	Initialized	
SCR_1	Initialized	Initialized	—	—	—	—	Initialized	
TDR_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
SSR_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
RDR_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
SCMR_1	Initialized	Initialized	—	—	—	—	Initialized	
ADDRA	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	ADC
ADDRB	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRC	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRD	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRE	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRF	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADDRG	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
ADDRH	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	ADC
ADCSR	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ADCR	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
SMR0	Initialized	Initialized	—	—	—	—	Initialized	SMX
SMR1	Initialized	Initialized	—	—	—	—	Initialized	
P6PCR	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	PORT
PINFNCR	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
P4PCR	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
ICCR_3	Initialized	Initialized	—	—	—	—	Initialized	
ICSR_3	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_3	—	—	—	—	—	—	—	IIC_3
SARX_3	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_3	Initialized	Initialized	—	—	—	—	Initialized	
SAR_3	Initialized	Initialized	—	—	—	—	Initialized	
ICCR_2	Initialized	Initialized	—	—	—	—	Initialized	
ICSR_2	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_2	—	—	—	—	—	—	—	IIC_2
SARX_2	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_2	Initialized	Initialized	—	—	—	—	Initialized	
SAR_2	Initialized	Initialized	—	—	—	—	Initialized	
DADRA_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	PWMX_1
DACR_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
DADRB_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
DACNT_1	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
CRCCR	Initialized	Initialized	—	—	—	—	Initialized	CRC
CRCDIR	Initialized	Initialized	—	—	—	—	Initialized	
CRCDOR	Initialized	Initialized	—	—	—	—	Initialized	
ICXR_0	Initialized	Initialized	—	—	—	—	Initialized	IIC_0
ICXR_1	Initialized	Initialized	—	—	—	—	Initialized	IIC_1
ICSMBCR	Initialized	Initialized	—	—	—	—	Initialized	IIC
ICXR_2	Initialized	Initialized	—	—	—	—	Initialized	IIC_2

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
ICXR_3	Initialized	Initialized	—	—	—	—	Initialized	IIC_3
IICX3	Initialized	Initialized	—	—	—	—	Initialized	IIC
ICXR_4	Initialized	Initialized	—	—	—	—	Initialized	IIC_4
ICXR_5	Initialized	Initialized	—	—	—	—	Initialized	IIC_5
KBCOMP	Initialized	Initialized	—	—	—	—	Initialized	EVC
ICRD	Initialized	Initialized	—	—	—	—	Initialized	INT
ICRA	Initialized	Initialized	—	—	—	—	Initialized	
ICRB	Initialized	Initialized	—	—	—	—	Initialized	
ICRC	Initialized	Initialized	—	—	—	—	Initialized	
ISR	Initialized	Initialized	—	—	—	—	Initialized	
ISCRH	Initialized	Initialized	—	—	—	—	Initialized	
ISCRL	Initialized	Initialized	—	—	—	—	Initialized	
DTCERA	Initialized	Initialized	—	—	—	—	Initialized	DTC
DTCERB	Initialized	Initialized	—	—	—	—	Initialized	
DTCERC	Initialized	Initialized	—	—	—	—	Initialized	
DTCERD	Initialized	Initialized	—	—	—	—	Initialized	
DTCERE	Initialized	Initialized	—	—	—	—	Initialized	
DTVECR	Initialized	Initialized	—	—	—	—	Initialized	
ABRKCR	Initialized	Initialized	—	—	—	—	Initialized	INT
BARA	Initialized	Initialized	—	—	—	—	Initialized	
BARB	Initialized	Initialized	—	—	—	—	Initialized	
BARC	Initialized	Initialized	—	—	—	—	Initialized	
IER16	Initialized	Initialized	—	—	—	—	Initialized	
ISR16	Initialized	Initialized	—	—	—	—	Initialized	
ISCR16H	Initialized	Initialized	—	—	—	—	Initialized	
ISCR16L	Initialized	Initialized	—	—	—	—	Initialized	
ISSR16	Initialized	Initialized	—	—	—	—	Initialized	PORT
ISSR	Initialized	Initialized	—	—	—	—	Initialized	
PTCNT0	Initialized	Initialized	—	—	—	—	Initialized	
BCR2	Initialized	Initialized	—	—	—	—	Initialized	BSC
WSCR2	Initialized	Initialized	—	—	—	—	Initialized	

RENESAS

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
PCSR	Initialized	Initialized	—	—	—	—	Initialized	PWMX_0,1
SYSCR2	Initialized	Initialized	—	—	—	—	Initialized	SYSTEM
SBYCR	Initialized	Initialized	—	—	—	—	Initialized	
LPWRCR	Initialized	Initialized	—	—	—	—	Initialized	
MSTPCRH	Initialized	Initialized	—	—	—	—	Initialized	
MSTPCRL	Initialized	Initialized	—	—	—	—	Initialized	
ICCR_1	Initialized	Initialized	—	—	—	—	Initialized	IIC_1
ICSR_1	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_1	—	—	—	—	—	—	—	
SARX_1	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_1	Initialized	Initialized	—	—	—	—	Initialized	
SAR_1	Initialized	Initialized	—	—	—	—	Initialized	
TIER	Initialized	Initialized	—	—	—	—	Initialized	FRT
TCSR	Initialized	Initialized	—	—	—	—	Initialized	
FRC	Initialized	Initialized	—	—	—	—	Initialized	
OCRA	Initialized	Initialized	—	—	—	—	Initialized	
OCRB	Initialized	Initialized	—	—	—	—	Initialized	
TCR	Initialized	Initialized	—	—	—	—	Initialized	
TOCR	Initialized	Initialized	—	—	—	—	Initialized	
OCRAR	Initialized	Initialized	—	—	—	—	Initialized	
OCRAF	Initialized	Initialized	—	—	—	—	Initialized	
DADRA_0	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	PWMX_0
DACR_0	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
DADRB_0	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
DACNT_0	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
TCSR_0	Initialized	Initialized	—	—	—	—	Initialized	WDT_0
TCNT_0	Initialized	Initialized	—	—	—	—	Initialized	
PAODR	Initialized	Initialized	—	—	—	—	Initialized	PORT
PAPIN	—	—	—	—	—	—	—	
PADDR	Initialized	Initialized	—	—	—	—	Initialized	
P1PCR	Initialized	Initialized	—	—	—	—	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
P2PCR	Initialized	Initialized	—	—	—	—	Initialized	PORT
P3PCR	Initialized	Initialized	—	—	—	—	Initialized	
P1DDR	Initialized	Initialized	—	—	—	—	Initialized	
P2DDR	Initialized	Initialized	—	—	—	—	Initialized	
P1DR	Initialized	Initialized	—	—	—	—	Initialized	
P2DR	Initialized	Initialized	—	—	—	—	Initialized	
P3DDR	Initialized	Initialized	—	—	—	—	Initialized	
P4DDR	Initialized	—	—	—	—	—	Initialized	
P3DR	Initialized	Initialized	—	—	—	—	Initialized	
P4DR	Initialized	—	—	—	—	—	Initialized	
P5DDR	Initialized	Initialized	—	—	—	—	Initialized	
P6DDR	Initialized	Initialized	—	—	—	—	Initialized	
P5DR	Initialized	Initialized	—	—	—	—	Initialized	
P6DR	Initialized	Initialized	—	—	—	—	Initialized	
PBODR	Initialized	Initialized	—	—	—	—	Initialized	
PBPIN	—	—	—	—	—	—	—	
P8DDR	Initialized	Initialized	—	—	—	—	Initialized	
P7PIN	—	—	—	—	—	—	—	
PBDDR	Initialized	Initialized	—	—	—	—	Initialized	
P8DR	Initialized	Initialized	—	—	—	—	Initialized	
P9DDR	Initialized	Initialized	—	—	—	—	Initialized	
P9DR	Initialized	Initialized	—	—	—	—	Initialized	
IER	Initialized	Initialized	—	—	—	—	Initialized	INT
STCR	Initialized	Initialized	—	—	—	—	Initialized	SYSTEM
SYSCR	Initialized	Initialized	—	—	—	—	Initialized	
MDCR	Initialized	Initialized	—	—	—	—	Initialized	
BCR	Initialized	Initialized	—	—	—	—	Initialized	BSC
WSCR	Initialized	Initialized	—	—	—	—	Initialized	
TCR_0	Initialized	Initialized	—	—	—	—	Initialized	TMR_0
TCR_1	Initialized	Initialized	—	—	—	—	Initialized	TMR_1
TCSR_0	Initialized	Initialized	—	—	—	—	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
TCSR_1	Initialized	Initialized	—	—	—	—	Initialized	TMR_0 TMR_1
TCORA_0	Initialized	Initialized	—	—	—	—	Initialized	
TCORA_1	Initialized	Initialized	—	—	—	—	Initialized	
TCORB_0	Initialized	Initialized	—	—	—	—	Initialized	
TCORB_1	Initialized	Initialized	—	—	—	—	Initialized	
TCNT_0	Initialized	Initialized	—	—	—	—	Initialized	
TCNT_1	Initialized	Initialized	—	—	—	—	Initialized	
ICCR_0	Initialized	Initialized	—	—	—	—	Initialized	IIC_0
ICSR_0	Initialized	Initialized	—	—	—	—	Initialized	
ICDR_0	—	—	—	—	—	—	—	
SARX_0	Initialized	Initialized	—	—	—	—	Initialized	
ICMR_0	Initialized	Initialized	—	—	—	—	Initialized	
SAR_0	Initialized	Initialized	—	—	—	—	Initialized	
SMR_3	Initialized	Initialized	—	—	—	—	Initialized	SCI_3
BRR_3	Initialized	Initialized	—	—	—	—	Initialized	
SCR_3	Initialized	Initialized	—	—	—	—	Initialized	
TDR_3	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
SSR_3	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
RDR_3	Initialized	Initialized	—	—	Initialized	Initialized	Initialized	
SCMR_3	Initialized	Initialized	—	—	—	—	Initialized	
TCSR_1	Initialized	Initialized	—	—	—	—	Initialized	WDT_1
TCNT_1	Initialized	Initialized	—	—	—	—	Initialized	
TCR_X	Initialized	Initialized	—	—	—	—	Initialized	TMR_X TMR_Y
TCSR_X	Initialized	Initialized	—	—	—	—	Initialized	
TCNT_X	Initialized	Initialized	—	—	—	—	Initialized	
TCORA_X	Initialized	Initialized	—	—	—	—	Initialized	
TCORB_X	Initialized	Initialized	—	—	—	—	Initialized	
TCR_Y	Initialized	Initialized	—	—	—	—	Initialized	
TCSR_Y	Initialized	Initialized	—	—	—	—	Initialized	
TCORA_Y	Initialized	Initialized	—	—	—	—	Initialized	
TCORB_Y	Initialized	Initialized	—	—	—	—	Initialized	

Register Abbreviation	Reset	WDT Reset	High-Speed/ Medium-Speed	Sleep	Module Stop	Software Standby	Hardware Standby	Module
TCNT_Y	Initialized	Initialized	—	—	—	—	Initialized	TMR_X
TCONRS	Initialized	Initialized	—	—	—	—	Initialized	TMR_Y

Section 26   Electrical Characteristics

26.1   Absolute Maximum Ratings

Table 26.1 lists the absolute maximum ratings.

Table 26.1   Absolute Maximum Ratings

Item		Symbol	Value	Unit
Power supply voltage*		VCC	−0.3 to +4.3	V
Input voltage (pins multiplexed with analog input)	(1)	V_{in}	−0.3 to AVCC + 0.3	
Input voltage (pins multiplexed with IIC functions)	(2)	V_{in}	−0.3 to +6.5	
Input voltage (pins other than (1) and (2) above)		V_{in}	−0.3 to VCC + 0.3	
Reference power supply voltage		AVref	−0.3 to AVCC + 0.3	
Analog power supply voltage		AVCC	−0.3 to +4.3	
Analog input voltage		V_{AN}	−0.3 to AVCC + 0.3	
Operating temperature		T_{opr}	−20 to +75 (regular specifications)	°C
			−40 to +85 (wide temperature specifications)	
Operating temperature (when flash memory is programmed or erased)		T_{opr}	0 to +75	
Storage temperature		T_{stg}	−55 to +125	

Caution: Permanent damage to this LSI may result if absolute maximum ratings are exceeded.

Note: ∗   Voltage applied to the VCC pin.

Make sure power is not applied to the VCL pin.

RENESAS

26.2   DC Characteristics

Table 26.2 lists the DC characteristics. Table 26.3 lists the permissible output currents. Table 26.4 lists the bus drive characteristics.

Table 26.2   DC Characteristics (1)

Conditions: VCC = 3.0 V to 3.6 V, AVCC[1] = 3.0 V to 3.6 V,
              AVref[1] = 3.0 V to AVCC, VSS = AVSS[1] = 0 V

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Schmitt trigger input voltage	EVENT15 to EVENT0, (Ex)DB7 to (Ex)DB0, (Ex)IRQ15 to (Ex)IRQ0, ETRST, XTAL, EXCL, ADTRG	(1)	V_T^-	VCC × 0.2	—	—	V	
			V_T^+	—	—	VCC × 0.7		
			$V_T^+ - V_T^-$	VCC × 0.05	—	—		
	SCL5 to SCL0, SDA5 to SDA0		V_T^-	VCC × 0.3	—	—		
			V_T^+	—	—	VCC × 0.7		
			$V_T^+ - V_T^-$	VCC × 0.05	—	—		
Input high voltage	RES, STBY, NMI, FWE, MD2, MD1, MD0	(2)	V_{IH}	VCC × 0.9	—	VCC + 0.3		
	EXTAL			VCC × 0.7	—	VCC + 0.3		
	Port 7			2.2	—	AVCC + 0.3		
	SCL5 to SCL0, SDA5 to SDA0			—	—	5.5		
	CLKRUN, GA20, PME, LSMI, LSCI, SERIRQ, LAD3 to LAD0, LPCPD, LCLK, LRESET, LFRAME			VCC × 0.5	—	VCC + 0.3		
	Input pins other than (1) and (2) above			2.2	—	VCC + 0.3		
Input low voltage	RES, STBY, NMI, FWE, MD2, MD1, MD0	(3)	V_{IL}	–0.3	—	VCC × 0.1		
	EXTAL			–0.3	—	VCC × 0.1		f > 25 MHz
				–0.3	—	VCC × 0.2		f ≤ 25 MHz
	Port 7			–0.3	—	AVCC × 0.2		
	CLKRUN, GA20, PME, LSMI, LSCI, SERIRQ, LAD3 to LAD0, LPCPD, LCLK, LRESET, LFRAME			–0.3	—	VCC × 0.3		
	Input pins other than (1) and (3) above			–0.3	—	VCC × 0.2		

RENESAS

Item			Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Output high voltage	SCL5 to SCL0, SDA5 to SDA0, $\overline{CLKRUN}$, GA20, $\overline{PME}$, $\overline{LSMI}$, LSC2*[2]	(4)	V_{OH}	—	—	—	V	
	Ports 80 to 83, C0 to C5, D6, D7*[3]			0.5	—	—		$I_{OH} = -200$ μA
	SERIRQ, LAD3 to LAD0			VCC × 0.9	—	—		$I_{OH} = -0.5$ mA
	Output pins other than (4) above			VCC −0.5	—	—		$I_{OH} = -200$ μA
				VCC −1.0	—	—		$I_{OH} = -1$ mA
Output low voltage	SCL5 to SCL0, SDA5 to SDA0*[2]	(5)	V_{OL}	—	—	0.5		$I_{OL} = 8$ mA
				—	—	0.4		$I_{OL} = 3$ mA
	$\overline{CLKRUN}$, GA20, $\overline{PME}$, $\overline{LSMI}$, LSCI, SERIRQ, LAD3 to LAD0			—	—	VCC × 0.1		$I_{OL} = 1.5$ mA
	Output pins other than (5) above			—	—	0.4		$I_{OL} = 1.6$ mA
	HC7 to HC0			—	—	1.0		$I_{OL} = 12$ mA

Table 26.2   DC Characteristics (2)

Conditions: VCC = 3.0 V to 3.6 V, AVCC*[1] = 3.0 V to 3.6 V,
AVref*[1] = 3.0 V to AVCC, VSS = AVSS*[1] = 0 V

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input leakage current	$\overline{RES}$, $\overline{STBY}$, NMI, FWE, $\overline{MD2}$, MD1, MD0	$\left| I_{in} \right|$	—	—	1.0	μA	$V_{IN} = 0.5$ to VCC − 0.5 V
	Port 7		—	—	1.0		$V_{IN} = 0.5$ to AVCC − 0.5 V
Three-state leakage current (off state)	Ports 1 to 6 Ports 8 to F	$\left| I_{TSI} \right|$	—	—	1.0		$V_{IN} = 0.5$ to VCC − 0.5 V
Input pull-up MOS current	Ports 1 to 4, 6, A, D5 to D0	$-I_P$	20	—	300		$V_{IN} = 0$ V

Item		Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Supply current*4	Normal operation	I_{CC}	—	45	60	mA	f = 34 MHz, high-speed mode, All modules operating
	Sleep mode		—	35	45		f = 34 MHz
	Standby mode*5		—	40	100	µA	Ta ≤ 50 °C
			—	—	250		50 °C < Ta
Analog power supply current	During A/D conversion	AICC	—	1.0	2.0	mA	
	A/D conversion standby		—	2.5	5.0	µA	
Reference power supply current	During A/D conversion	AI_{ref}	—	0.1	1.0	mA	
	A/D conversion standby		—	0.5	5.0	µA	
Input capacitance	All input pin	C_{in}	—	—	10	pF	V_{in} = 0 V, f = 1 MHz, T_a = 25 °C
RAM standby voltage		V_{RAM}	3.0	—	—	V	
VCC start voltage		VCC_{START}	—	0	0.8	V	
VCC rising edge		SVCC	—	—	20	ms/V	

Notes: 1. Do not leave the AVCC, AVref, and AVSS pins open even if the A/D converter is not used.

Even if the A/D converter is not used, apply a value in the range from 3.0 V to 3.6 V to the AVCC and AVref pins by connecting them to the power supply (VCC). The relationship between these two pins should be AVref ≤ AVCC.

2. An external pull-up resistor is necessary to provide high-level output from SCL5 to SCL0, SDA5 to SDA0 (ICE bit in ICCR is 1), $\overline{CLKRUN}$, GA20, $\overline{PME}$, $\overline{LSMI}$, and $\overline{LSCI}$.

3. Ports 80 to 83, C0 to C5, D6, and D7 are NMOS push-pull outputs.

High levels on ports 80 to 83, C0 to C5, D6, and D7 are driven by NMOS. An external pull-up resistor is necessary to provide high-level output from these pins when they are used as an output.

4. Supply current values are for V_{IH} min = VCC – 0.2 V and V_{IL} max = 0.2 V with all output pins unloaded and the on-chip pull-up MOSs in the off state.

5. When VCC = 3.0 V, V_{IH} min = VCC – 0.2 V, and V_{IL} max = 0.2 V.

RENESAS

Table 26.3   Permissible Output Currents

Conditions: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V,
             AVref = 3.0 V to AVCC, VSS = AVSS = 0 V

Item		Symbol	Min.	Typ.	Max.	Unit
Permissible output low current (per pin)	SCL5 to SCL0, SDA5 to SDA0	I_{OL}	—	—	10	mA
	HC7 to HC0		—	—	12	
	Other output pins		—	—	1.6	
Permissible output low current (total)	Total of HC7 to HC0	ΣI_{OL}	—	—	48	
	Total of all output pins, including the above		—	—	90	
Permissible output high current (per pin)	All output pins	$-I_{OH}$	—	—	2	
Permissible output high current (total)	Total of all output pins	$\Sigma -I_{OH}$	—	—	60	

Notes: 1. To protect LSI reliability, do not exceed the output current values in table 26.3.

2. When driving a Darlington transistor or LED, always insert a current-limiting resistor in the output line, as show in figures 26.1 and 26.2.

Figure 26.1   Darlington Transistor Drive Circuit (Example)

Figure 26.2   LED Drive Circuit (Example)

26.3   AC Characteristics

Figure 26.3 shows the test conditions for the AC characteristics.

Figure 26.3   Output Load Circuit

26.3.1   Clock Timing

Table 26.4 shows the clock timing. The clock timing specified here covers clock output (ϕ) and clock pulse generator (crystal) and external clock input (EXTAL pin) oscillation stabilization times. For details of external clock input (EXTAL pin and EXCL pin) timing, see table 26.5 and 26.6.

RENESAS

Table 26.4   Clock Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Max.	Unit	Reference
Clock cycle time	t_{cyc}	29.4	50	ns	Figure 26.4
Clock high level pulse width	t_{CH}	9.7	—		
Clock low level pulse width	t_{CL}	9.7	—		
Clock rise time	t_{Cr}	—	5		
Clock fall time	t_{Cf}	—	5		
Reset oscillation stabilization (crystal)	t_{OSC1}	10	—	ms	Figure 26.5
Software standby oscillation stabilization time (crystal)	t_{OSC2}	8	—		Figure 26.6

Table 26.5   External Clock Input Conditions

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Max.	Unit	Test Conditions
External clock input low level pulse width	t_{EXL}	58.8	—	ns	Figure 26.7
External clock input high level pulse width	t_{EXH}	58.8	—	ns	
External clock input rising time	t_{EXr}	—	5	ns	
External clock input falling time	t_{EXf}	—	5	ns	
Clock low level pulse width	t_{CL}	0.4	0.6	t_{cyc}	Figure 26.4
Clock high level pulse width	t_{CH}	0.4	0.6	t_{cyc}	
External clock output stabilization delay time	t_{DEXT}*	500	—	µs	Figure 26.8

Note: * t_{DEXT} includes a $\overline{RES}$ pulse width (t_{RESW}).

Table 26.6   Subclock Input Conditions

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Typ.	Max.	Unit	Measurement Condition
Subclock input low level pulse width	t_{EXCLL}	—	15.26	—	µs	Figure 26.9
Subclock input high level pulse width	t_{EXCLH}	—	15.26	—	µs	
Subclock input rising time	t_{EXCLr}	—	—	10	ns	
Subclock input falling time	t_{EXCLf}	—	—	10	ns	
Clock low level pulse width	t_{CL}	0.4	—	0.6	t_{cyc}	Figure 26.4
Clock high level pulse width	t_{CH}	0.4	—	0.6	t_{cyc}	

Figure 26.4   System Clock Timing

Figure 26.5   Oscillation Stabilization Timing

Figure 26.6   Oscillation Stabilization Timing (Exiting Software Standby Mode)

Figure 26.7   External Clock Input Timing

Note: The external clock output stabilization delay time (t_DEXT) includes a $\overline{RES}$ pulse width (t_RESW).

Figure 26.8   Timing of External Clock Output Stabilization Delay Time

Figure 26.9   Subclock Input Timing

26.3.2   Control Signal Timing

Table 26.7 shows the control signal timing. Only external interrupts NMI and IRQ0 to IRQ15 can be driven based on the subclock (ϕSUB = 32.768 kHz).

Table 26.7   Control Signal Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Max.	Unit	Test Conditions
$\overline{\text{RES}}$ setup time	t_{RESS}	200	—	ns	Figure 26.10
$\overline{\text{RES}}$ pulse width	t_{RESW}	20	—	t_{cyc}	
NMI setup time	t_{NMIS}	150	—	ns	Figure 26.11
NMI hold time	t_{NMIH}	10	—		
NMI pulse width (exiting software standby mode)	t_{NMIW}	200	—		
IRQ setup time ($\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$)	t_{IRQS}	150	—		
IRQ hold time ($\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$)	t_{IRQH}	10	—		
IRQ pulse width ($\overline{\text{IRQ15}}$ to $\overline{\text{IRQ0}}$) (exiting software standby mode)	t_{IRQW}	200	—		

Figure 26.10   Reset Input Timing

Figure 26.11   Interrupt Input Timing

26.3.3   Bus Timing

Table 26.8 shows the bus timing. In subclock (φSUB = 32.768 kHz) operation, external expansion mode operation cannot be guaranteed.

Table 26.8   Bus Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	14.7	ns	Figures 26.12 to 26.19
Address setup time	t_{AS}	$0.5 \times t_{cyc}$ −14.7	—		
Address hold time	t_{AH}	$0.5 \times t_{cyc}$ − 9.7	—		
$\overline{CS}$ delay time ($\overline{IOS}$, $\overline{CS256}$)	t_{CSD}	—	14.7		
$\overline{AS}$ delay time	t_{ASD}	—	14.7		
$\overline{HBE}$ delay time	t_{HBD}	—	t_{AD} +5.0		
$\overline{LBE}$ delay time	t_{LBD}	—	t_{AD} +5.0		
$\overline{RD}$ delay time 1	t_{RSD1}	—	14.7		
$\overline{RD}$ delay time 2	t_{RSD2}	—	14.7		
Read data setup time	t_{RDS}	14.7	—		
Read data hold time	t_{RDH}	0	—		
Read data access time 1	t_{ACC1}	—	$1.0 \times t_{cyc}$ − 29.4		
Read data access time 2	t_{ACC2}	—	$1.5 \times t_{cyc}$ − 24.7		
Read data access time 3	t_{ACC3}	—	$2.0 \times t_{cyc}$ − 29.4		
Read data access time 4	t_{ACC4}	—	$2.5 \times t_{cyc}$ − 24.7		
Read data access time 5	t_{ACC5}	—	$3.0 \times t_{cyc}$ − 29.4		
$\overline{WR}$ delay time 1	t_{WRD1}	—	14.7		
$\overline{WR}$ delay time 2	t_{WRD2}	—	14.7		
$\overline{WR}$ pulse width 1	t_{WSW1}	$1.0 \times t_{cyc}$ − 19.6	—		
$\overline{WR}$ pulse width 2	t_{WSW2}	$1.5 \times t_{cyc}$ − 19.6	—		
Write data delay time	t_{WDD}	—	24.7		
Write data setup time	t_{WDS}	0	—		
Write data hold time	t_{WDH}	$0.5 \times t_{cyc}$ − 5	—		
$\overline{WAIT}$ setup time	t_{WTS}	24.7	—		
$\overline{WAIT}$ hold time	t_{WTH}	5	—		

RENESAS

Figure 26.12   Basic Bus Timing/2-State Access

Figure 26.13   Basic Bus Timing/3-State Access

Note: * $\overline{AS}$ is multiplexed with $\overline{IOS}$. Either the $\overline{AS}$ or $\overline{IOS}$ function can be selected by the IOSE bit of SYSCR.

RENESAS

Figure 26.14   Basic Bus Timing/3-State Access with One Wait State

Figure 26.15   Even Byte Access (ADMXE = 0)

Figure 26.16   Odd Byte Access (ADMXE = 0)

Figure 26.17   Word Access (ADMXE = 0)

Figure 26.18   Burst ROM Access Timing/2-State Access

Figure 26.19   Burst ROM Access Timing/1-State Access

Note: * $\overline{\text{AS}}$ is multiplexed with $\overline{\text{IOS}}$. Either the $\overline{\text{AS}}$ or $\overline{\text{IOS}}$ function can be selected by the IOSE bit of SYSCR.

26.3.4   Multiplex Bus Timing

Table 26.9 shows the Multiplex bus interface timing. In subclock (ϕSUB = 32.768 kHz) operation, external expansion mode operation cannot be guaranteed.

Table 26.9   Multiplex Bus Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min..	Max.	Unit	Test Conditions
Address delay time	t_{AD}	—	14.7	ns	Figures 26.20, 26.21
Address setup time 2	t_{AS2}	$0.5 \times t_{cyc} - 14.7$	—		
Address hold time 2	t_{AH2}	$0.5 \times t_{cyc} - 9.7$	—		
$\overline{CS}$ delay time ($\overline{IOS}$, $\overline{CS256}$)	t_{CSD}	—	14.7		
$\overline{AH}$ delay time	t_{AHD}	—	14.7		
$\overline{RD}$ delay time 1	t_{RSD1}	—	14.7		
$\overline{RD}$ delay time 2	t_{RSD2}	—	14.7		
Read data setup time	t_{RDS}	14.7	—		
Read data hold time	t_{RDH}	0	—		
Read data access time 2	t_{ACC2}	—	$1.5 \times t_{cyc} - 24.4$		
Read data access time 4	t_{ACC4}	—	$2.5 \times t_{cyc} - 24.4$		
Read data access time 6	t_{ACC6}	—	$3.5 \times t_{cyc} - 24.4$		
Read data access time 7	t_{ACC7}	—	$4.5 \times t_{cyc} - 24.4$		
$\overline{WR}$ delay time 1	t_{WRD1}	—	14.7		
$\overline{WR}$ delay time 2	t_{WRD2}	—	14.7		
$\overline{WR}$ pulse width time 1	t_{WSW1}	$1.0 \times t_{cyc} - 19.6$	—		
$\overline{WR}$ pulse width time 2	t_{WSW2}	$1.5 \times t_{cyc} - 19.6$	—		
Write data delay time	t_{WDD}	—	24.4		
Write data setup time	t_{WDS}	0	—		
Write data hold time	t_{WDH}	$0.5 \times t_{cyc} - 5$	—		

Figure 26.20   Multiplex Bus Timing/Data 2-State Access

Figure 26.21   Multiplex Bus Timing/Data 3-State Access

26.3.5   Timing of On-Chip Peripheral Modules

Tables 26.10 to 26.13 show the on-chip peripheral module timing. The on-chip peripheral modules that can be operated by the subclock (ϕSUB = 32.768 kHz) are I/O ports, external interrupts (NMI, IRQ0 to IRQ15), watchdog timer, and 8-bit timer (channels 0 and 1) only.

Table 26.10 Timing of On-Chip Peripheral Modules

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ SUB = 32.768 kHz*, ϕ = 20 MHz to 34 MHz

Item			Symbol	Min.	Max.	Unit	Test Conditions
I/O ports	Output data delay time		t_{PWD}	—	29.4	ns	Figure 26.22
	Input data setup time		t_{PRS}	19.6	—		
	Input data hold time		t_{PRH}	19.6	—		
PWMX	Timer output delay time		t_{PWOD}	—	29.4	ns	Figure 26.23
SCI	Input clock cycle	Asynchronous	t_{Scyc}	4	—	t_{cyc}	Figure 26.24
		Synchronous		6	—		
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}	
	Input clock rise time		t_{SCKr}	—	1.5	t_{cyc}	
	Input clock fall time		t_{SCKf}	—	1.5		
	Transmit data delay time (synchronous)		t_{TXD}	—	29.4	ns	Figure 26.25
	Receive data setup time (synchronous)		t_{RXS}	19.6	—		
	Receive data hold time (synchronous)		t_{RXH}	19.6	—		
A/D converter	Trigger input setup time		t_{TRGS}	19.6	—	ns	Figure 26.26
WDT	$\overline{RESO}$ output delay time		t_{RESD}	—	50	ns	Figure 26.27
	$\overline{RESO}$ output pulse width		t_{RESOW}	132	—	t_{cyc}	

Note: *   Only the peripheral modules that can be used in subclock operation.

RENESAS

Figure 26.22   I/O Port Input/Output Timing

Figure 26.23   PWMX Output Timing

Figure 26.24   SCK Clock Input Timing

Figure 26.25   SCI Input/Output Timing (Clock Synchronous Mode)

Figure 26.26   A/D Converter External Trigger Input Timing

Figure 26.27   WDT Output Timing ($\overline{\text{RESO}}$)

Table 26.11 I²C Bus Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, φ = 20 MHz to 34 MHz

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
SCL input cycle time	t_{SCL}	12	—	—	t_{cyc}	Figure 26.28
SCL input high pulse width	t_{SCLH}	3	—	—		
SCL input low pulse width	t_{SCLL}	5	—	—		
SCL, SDA input rise time	t_{sr}	—	—	7.5*		
SCL, SDA input fall time	t_{sf}	—	—	300	ns	
SCL, SDA output fall time	t_{Of}	20 + 0.1 C_b	—	250		
SCL, SDA input spike pulse elimination time	t_{SP}	—	—	1	t_{cyc}	
SDA input bus free time	t_{BUF}	5	—	—		
Start condition input hold time	t_{STAH}	3	—	—		
Repeated start condition input setup time	t_{STAS}	3	—	—		
Stop condition input setup time	t_{STOS}	3	—	—		
Data input setup time	t_{SDAS}	0.5	—	—		
Data input hold time	t_{SDAH}	0	—	—	ns	
SCL, SDA capacitive load	C_b	—	—	400	pF	

Note: *   17.5 t_{cyc} or 37.5 t_{cyc} can be set according to the clock selected for use by the IIC module.

Figure 26.28   I²C Bus Interface Input/Output Timing

Table 26.12 LPC Module Timing

Conditions: VCC = 3.0 V to 3.6V, VSS = 0 V, φ = 20 MHz to 34 MHz

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input clock cycle	t_{Lcyc}	30	—	—	ns	Figure 26.29
Input clock pulse width (H)	t_{LCKH}	11	—	—		
Input clock pulse width (L)	t_{LCKL}	11	—	—		
Transmit signal delay time	t_{TXD}	2	—	11		
Transmit signal floating delay time	t_{OFF}	—	—	28		
Receive signal setup time	t_{RXS}	7	—	—		
Receive signal hold time	t_{RXH}	0	—	—		

Figure 26.29   LPC Interface (LPC) Timing

Table 26.13 JTAG Timing

Condition: VCC = 3.0 V to 3.6 V, VSS = 0 V, ϕ = 20 MHz to 34 MHz

Item	Symbol	Min.	Max.	Unit	Test Conditions
ETCK clock cycle time	t_{TCKcyc}	40*	50*	ns	Figure 26.30
ETCK clock high pulse width	t_{TCKH}	15	—		
ETCK clock low pulse width	t_{TCKL}	15	—		
ETCK clock rise time	t_{TCKr}	—	5		
ETCK clock fall time	t_{TCKf}	—	5		
ETRST pulse width	t_{TRSTW}	20	—	t_{cyc}	Figure 26.31
Reset hold transition pulse width	t_{RSTHW}	3	—		
ETMS setup time	t_{TMSS}	20	—	ns	Figure 26.32
ETMS hold time	t_{TMSH}	20	—		
ETDI setup time	t_{TDIS}	20	—		
ETDI hold time	t_{TDIH}	20	—		
ETDO data delay time	t_{TDOD}	—	20		

Note: *   When $t_{cyc} \leq t_{TCKcyc}$

Figure 26.30   JTAG ETCK Timing

RENESAS

Figure 26.31   Reset Hold Timing

Figure 26.32   JTAG Input/Output Timing

26.4   A/D Conversion Characteristics

Table 26.14 lists the A/D conversion characteristics.

Table 26.14 A/D Conversion Characteristics
(AN7 to AN0 Input: 80/160-State Conversion)

Condition A: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, AVref = 3.0 V to AVCC
VSS = AVSS = 0 V, φ = 20 MHz

Condition B: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, AVref = 3.0 V to AVCC,
VSS = AVSS = 0 V, φ = 20 MHz to 34 MHz

Item	Condition A			Condition B			Unit
	Min.	Typ.	Max.	Min.	Typ.	Max.	
Resolution		10			10		Bits
Conversion time	—	—	4.0[1]	—	—	4.7[2]	µs
Analog input capacitance	—	—	20	—	—	20	pF
Permissible signal-source impedance	—	—	5	—	—	5	kΩ
Nonlinearity error	—	—	±7.0	—	—	±7.0	LSB
Offset error	—	—	±7.5	—	—	±7.5	
Full-scale error	—	—	±7.5	—	—	±7.5	
Quantization error	—	—	±0.5	—	—	±0.5	
Absolute accuracy	—	—	±8.0	—	—	±8.0	

Notes: 1. Value when using the maximum operating frequency in single mode of 80 states.
2. Value when using the maximum operating frequency in single mode of 160 states.

RENESAS

26.5   Flash Memory Characteristics

Table 26.15 lists the flash memory characteristics.

Table 26.15 Flash Memory Characteristics

Condition: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, Avref = 3.0 V to AVCC, VSS = AVSS
= 0 V

Ta = 0°C to +75°C (operating temperature range for programming/erasing in regular
specifications)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Programming time[1][2][4]	t_P	—	1	10	ms/128 bytes	
Erase time[1][2][4]	t_E	—	40	130	ms/4-kbyte block	
		—	300	800	ms/32-kbyte block	
		—	600	1500	ms/64-kbyte block	
Programming time (total)[1][2][4]	$\Sigma\,t_P$	—	9.2	24	s/512 kbytes	Ta = 25°C
Erase time (total)[1][2][4]	$\Sigma\,t_E$	—	9.2	24	—	—
Programming and Erase time (total)[1][2][4]	$\Sigma\,t_{PE}$	—	18.4	48	—	—
Reprogramming count[5]	N_{WEC}	100[3]	1000	—	Times	
Data retention time[4]	t_{DRP}	10	—	—	Years	

Notes: 1. Programming and erase time depends on the data.

2. Programming and erase time do not include data transfer time.

3. This value indicates the minimum number of which the flash memory are
reprogrammed with all characteristics guaranteed. (The guaranteed value ranges from
1 to the minimum number.)

4. This value indicates the characteristics while the flash memory is reprogrammed within
the specified range (including the minimum number).

5. Reprogramming count in each erase block.

26.6　　Usage Notes

It is necessary to connect a bypass capacitor between the VCC pin and VSS pin and a capacitor between the VCL pin and VSS pin for stable internal step-down power. An example of connection is shown in figure 26.33.

Figure 26.33　Connecting Capacitors to VCC and VCL Pins

Appendix

A.   I/O Port States in Each Processing State

Table A.1   I/O Port States in Each Processing State

Port Name Pin Name	MCU Operating Mode EXPE Setting	Reset	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution State
Port 1	0 / 1 (DDR=0)	T	T	kept	kept	I/O port
A7 to A0	1 (DDR=1)			kept*	kept*	Address output
Port 2	0 / 1 (DDR=0)	T	T	kept	kept	I/O port
A15 to A8	1 (DDR=1)			kept*	kept*	Address output
Port 3	0	T	T	kept	kept	I/O port
D15 to D8	1			T	T	D15 to D8
Port 4	0	T	T	kept	kept	I/O port
Port 5	X	T	T	kept	kept	I/O port
Port 6	0 / 1 (8 bits)	T	T	kept	kept	I/O port
D7 to D0	1 (16 bits)			T	T	D7 to D0
Port 7	X	T	T	T	T	Input port
Port 8	X	T	T	kept	kept	I/O port
Port 97	0	T	T	kept	kept	I/O port
$\overline{\text{WAIT}}$	1 (CS256E=0)			T	T	$\overline{\text{WAIT}}$
$\overline{\text{CS256}}$	1 (CS256E=1)			H	H	$\overline{\text{CS256}}$
Port 96	0	T	T	T	T	Input port
EXCL	1 (DDR=0)					EXCL
φ	1 (DDR=1)			H	φ output	φ
Port 95	0	T	T	kept	kept	I/O port
$\overline{\text{AS}}$, $\overline{\text{IOS}}$	1			H	H	$\overline{\text{AS}}$/$\overline{\text{IOS}}$
Port 94	0	T	T	kept	kept	I/O port
$\overline{\text{WR}}$, $\overline{\text{HWR}}$	1			H	H	$\overline{\text{WR}}$, $\overline{\text{HWR}}$
Port 93	0	T	T	kept	kept	I/O port
$\overline{\text{RD}}$	1			H	H	$\overline{\text{RD}}$

Port Name Pin Name	MCU Operating Mode EXPE Setting	Reset	Hardware Standby Mode	Software Standby Mode	Sleep Mode	Program Execution State
Port 92	0	T	T	kept	kept	I/O port
$\overline{HBE}$	1			H	H	$\overline{HBE}$
Port 91	0 / 1 (ADMXE=0)	T	T	kept	kept	I/O port
$\overline{AH}$	1 (ADMXE=1)			H	H	$\overline{AH}$
Port 90	0 / 1 (8 bits)	T	T	kept	kept	I/O port
$\overline{LWR}$, $\overline{LBE}$	1 (16 bits)			H	H	$\overline{LWR}$, $\overline{LBE}$
Port A7 to A2	0 / 1 (address 18=1)	T	T	kept	kept	I/O port
A23 to A18	1 (address 18=0)			kept*	kept*	A23 to A18
Port A1, A0	0 / 1 (address 13=1)	T	T	kept	kept	I/O port
A17, A16	1 (address 13=0)			kept*	kept*	A17, A16
Port B	X	T	T	kept	kept	I/O port
Port C	X	T	T	kept	kept	I/O port
Port D	X	T	T	kept	kept	I/O port
Port E	X	T	T	kept	kept	I/O port
Port F	X	T	T	kept	kept	I/O port

Legend

H: High level

L: Low level

T: High impedance

x: Don't care

kept: Input port pins are in the high-impedance state (when DDR = 0 and PCR = 1, the input pull-up MOS remains on).

Output port pins retain their states.

Functions of some pins will be changed to the I/O port function, which is determined by DDR and DR, because the on-chip peripheral module associated with that pin function is initialized.

DDR: Data direction register

Note: * In the case of address output, the last address accessed is retained.

RENESAS

B. Product Lineup

Product Type		Type Code	Mark Code	Package (Code)
H8S/2164	F-ZTAT version (regular specifications)	R4F2164	F2164VTE34V	144-pin TFP (TFP-144)
H8S/2164	F-ZTAT version (wide temperature specifications)	R4F2164	F2164VTE34WV	144-pin TFP (TFP-144)

C. Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-TQFP144-16x16-0.40	PTQP0144LC-A	TFP-144/TFP-144V	0.6g

NOTE)
1. DIMENSIONS"*1"AND"*2" DO NOT INCLUDE MOLD FLASH
2. DIMENSION"*3"DOES NOT INCLUDE TRIM OFFSET.

Terminal cross section

Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	16	—
E	—	16	—
A_2	—	1.00	—
H_D	17.8	18.0	18.2
H_E	17.8	18.0	18.2
A	—	—	1.20
A_1	0.05	0.10	0.15
b_p	0.13	0.18	0.23
b_1	—	0.16	—
c	0.12	0.17	0.22
c_1	—	0.15	—
θ	0°	—	8°
e	—	0.4	—
x	—	—	0.07
y	—	—	0.08
Z_D	—	1.0	—
Z_E	—	1.0	—
L	0.4	0.5	0.6
L_1	—	1.0	—

Figure C.1   Package Dimensions (TQFP-144)

RENESAS

Index

RENESAS

RENESAS

RENESAS

RENESAS

Renesas 16-Bit Single-Chip Microcomputer
Hardware Manual
H8S/2164 Group

H8S/2164 Group
Hardware Manual