## 4-Mbit (128 K × 36) Flow-Through Sync SRAM

## Features

■ $128 \mathrm{~K} \times 36$ common I/O

- 3.3 V core power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$

■ 2.5 V or 3.3 V I/O supply ( $\mathrm{V}_{\mathrm{DDQ}}$ )
■ Fast clock-to-output times
a 8.0 ns ( 100 MHz version)
■ Provide high performance 2-1-1-1 access rate
■ User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences

■ Separate processor and controller address strobes
■ Synchronous self timed write
■ Asynchronous output enable
■ Available in Pb-free 100-pin TQFP package
■ ZZ sleep mode option

## Functional Description

The CY7C1345G is a $128 \mathrm{~K} \times 36$ synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. The maximum access delay from clock rise is 8.0 ns ( 100 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining chip enable ( $\overline{\mathrm{CE}}_{1}$ ), depth expansion chip enables $\left(\mathrm{CE}_{2}\right.$ and $\overline{\mathrm{CE}}_{3}$ ), burst control inputs (ADSC, $\overline{\mathrm{ADSP}}$, and $A D V$ ), write enables ( $\mathrm{BW}_{x}$, and $\overline{\mathrm{BWE}}$ ), and global write $(\overline{\mathrm{GW}})$. Asynchronous inputs include the output enable $(\overline{\mathrm{OE}})$ and the $Z Z$ pin.
The CY7C1345G enables either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses are initiated with the processor address strobe ( $\overline{\mathrm{ADSP}}$ ) or the cache controller address strobe (ADSC) inputs.
Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller ( $\overline{\mathrm{ADSC}}$ ) is active. Subsequent burst addresses are internally generated as controlled by the Advance pin (ADV).
The CY7C1345G operates from a +3.3 V core power supply while all outputs operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC standard JESD8-5 compatible.

## Selection Guide

| Description | $\mathbf{1 0 0} \mathbf{~ M H z}$ | Unit |
| :--- | :---: | :---: |
| Maximum access time | 8.0 | ns |
| Maximum operating current | 205 | mA |
| Maximum standby current | 40 | mA |

## Logic Block Diagram



## Contents

Pin Configurations ..... 4
Pin Definitions ..... 5
Functional Overview ..... 6
Single Read Accesses ..... 6
Single Write Accesses Initiated by ADSP ..... 6
Single Write Accesses Initiated by ADSC ..... 6
Burst Sequences ..... 7
Sleep Mode ..... 7
Interleaved Burst Address Table ..... 7
Linear Burst Address Table ..... 7
ZZ Mode Electrical Characteristics ..... 7
Truth Table ..... 8
Truth Table for Read or Write ..... 9
Maximum Ratings ..... 10
Operating Range ..... 10
Neutron Soft Error Immunity ..... 10
Electrical Characteristics ..... 10
Capacitance ..... 11
Thermal Resistance ..... 11
AC Test Loads and Waveforms ..... 12
Switching Characteristics ..... 13
Timing Diagrams ..... 14
Ordering Information ..... 18
Ordering Code Definitions ..... 18
Package Diagrams ..... 19
Acronyms ..... 20
Document Conventions ..... 20
Units of Measure ..... 20
Document History Page ..... 21
Sales, Solutions, and Legal Information ..... 23
Worldwide Sales and Design Support ..... 23
Products ..... 23
PSoC Solutions ..... 23

## Pin Configurations

Figure 1. 100 -pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ pinout


## Pin Definitions

| Name | 1/O | Description |
| :---: | :---: | :---: |
| $\mathrm{A}_{0}, \mathrm{~A}_{1}, \mathrm{~A}$ | Input synchronous | Address inputs used to select one of the 128 K address locations. Sampled at the rising edge of the CLK if $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$ is active LOW, and $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are sampled active. $\mathrm{A}_{[1: 0]}$ feed the two bit counter. |
| $\begin{aligned} & \overline{\mathrm{BW}}_{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{B}}^{\mathrm{BW}}, \\ & \mathrm{~B}, \\ & \hline \mathrm{BW} \\ & \hline \end{aligned}$ | Input synchronous | Byte write select inputs, active LOW. Qualified with $\overline{\text { BWE }}$ to conduct byte writes to the SRAM. Sampled on the rising edge of CLK. |
| $\overline{\mathrm{GW}}$ | Input synchronous | Global write enable input, active LOW. When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on $\overline{\mathrm{BW}}_{[\mathrm{A}: \mathrm{D}]}$ and $\overline{\mathrm{BWE}}$ ). |
| $\overline{\text { BWE }}$ | Input synchronous | Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal is asserted LOW to conduct a byte write. |
| CLK | Input clock | Clock input. Used to capture all synchronous inputs to the device. Also used to increment the burst counter when $\overline{\text { ADV }}$ is asserted LOW, during a burst operation. |
| $\overline{\mathrm{CE}}_{1}$ | Input synchronous | Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\mathrm{CE}_{2}$ and $\overline{\mathrm{CE}}_{3}$ to select or deselect the device. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is $\mathrm{HIGH} . \overline{\mathrm{CE}}_{1}$ is sampled only when a new external address is loaded. |
| $\mathrm{CE}_{2}$ | Input synchronous | Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $\overline{C E}_{3}$ to select or deselect the device. $\mathrm{CE}_{2}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{CE}}_{3}$ | Input synchronous | Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\mathrm{CE}}_{1}$ and $C E_{2}$ to select or deselect the device. $\overline{C E}_{3}$ is sampled only when a new external address is loaded. |
| $\overline{\mathrm{OE}}$ | Input asynchronous | Output enable, asynchronous input, active LOW. Controls the direction of the IO pins. When LOW, the IO pins act as outputs. When deasserted HIGH, IO pins are tristated and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state. |
| $\overline{\text { ADV }}$ | Input synchronous | Advance input signal, Sampled on the Rising Edge of CLK. When asserted, it automatically increments the address in a burst cycle. |
| $\overline{\text { ADSP }}$ | Input synchronous | Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1: 0]}$ are also loaded into the burst counter. When $\overline{\text { ADSP }}$ and $\overline{\text { ADSC }}$ are both asserted, only $\overline{\text { ADSP }}$ is recognized. $\overline{\text { ASDP }}$ is ignored when $\overline{\mathrm{CE}}_{1}$ is deasserted HIGH. |
| $\overline{\text { ADSC }}$ | Input synchronous | Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1: 0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. |
| ZZ | Input asynchronous | ZZ sleep input, active HIGH. When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. During normal operation, this pin is low or left floating. ZZ pin has an internal pull-down. |
| DQs, $\mathrm{DQP}_{\mathrm{A}}$, $\operatorname{DQP}_{\mathrm{B}}$, $\operatorname{DQP}_{\mathrm{C}}$, $\mathrm{DQP}_{\mathrm{D}}$ | IO synchronous | Bidirectional data IO lines. As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\mathrm{OE}}$. When $\overline{\mathrm{OE}}$ is asserted LOW, the pins act as outputs. When HIGH, DQs and DQP $[\mathrm{A}: \mathrm{D}]$ are placed in a tristate condition. |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply | Power supply inputs to the core of the device. |
| $V_{S S}$ | Ground | Ground for the core of the device. |
| $\mathrm{V}_{\text {DDQ }}$ | IO power supply | Power supply for the IO circuitry. |
| $\mathrm{V}_{\text {SSQ }}$ | 10 ground | Ground for the IO circuitry. |

## Pin Definitions (continued)

| Name | 1/0 | Description |
| :---: | :---: | :---: |
| MODE | Input static | Selects burst order. When tied to GND selects linear burst sequence. When tied to $\mathrm{V}_{\mathrm{DD}}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up. |
| NC | - | No connects. Not Internally connected to the die. |
| NC/9M, <br> NC/18M, <br> NC/36M, <br> NC/72M, <br> NC/144M, <br> NC/288M, <br> NC/576M, <br> NC/1G | - | No connects. Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, $\mathrm{NC} / 288 \mathrm{M}, \mathrm{NC} / 576 \mathrm{M}$, and $\mathrm{NC} / 1 \mathrm{G}$ are address expansion pins and are not internally connected to the die. |

## Functional Overview

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $\mathrm{t}_{\mathrm{CO}}$ ) is 8.0 ns ( 100 MHz device).
The CY7C1345G supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and $\mathrm{i} 486^{\mathrm{TM}}$ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either the processor address strobe ( $\overline{\text { ADSP }}$ ) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the $\overline{\mathrm{ADV}}$ input. A two bit on-chip wrap around burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.
Byte write operations are qualified with the byte write enable ( $\overline{\mathrm{BWE}}$ ) and byte write select $\left(\overline{B W}_{[A: D]}\right)$ inputs. A global write enable ( $\overline{\mathrm{GW}}$ ) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.
Three synchronous chip selects $\left(\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}\right.$, and $\left.\overline{\mathrm{CE}}_{3}\right)$ and an asynchronous output enable ( $\overline{\mathrm{OE})}$ provide for easy bank selection and output tristate control. $\overline{\mathrm{ADSP}}$ is ignored if $\overline{\mathrm{CE}}_{1}$ is HIGH.

## Single Read Accesses

A single read access is initiated when the following conditions are satisfied at clock rise:

1. $\overline{C E}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are all asserted active
2. $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$ is asserted LOW (if the access is initiated by ADSC, the write inputs are deasserted during this first cycle).

The address presented to the address inputs is latched into the address register and the burst counter or control logic and presented to the memory core. If the $\overline{\mathrm{OE}}$ input is asserted LOW, the requested data is available at the data outputs a maximum to $\mathrm{t}_{\mathrm{CDV}}$ after clock rise. ADSP is ignored if $\mathrm{CE}_{1}$ is HIGH .

## Single Write Accesses Initiated by ADSP

Single write access is initiated when the following conditions are satisfied at clock rise:

1. $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{CE}}_{3}$ are all asserted active
2. $\overline{\mathrm{ADSP}}$ is asserted LOW.

The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and $\mathrm{BW}_{\mathrm{x}}$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table for Read or Write on page 9 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. During byte writes, $\mathrm{BW}_{\mathrm{A}}$ controls $\mathrm{DQ}_{\mathrm{A}}$ and $\mathrm{BW}_{\mathrm{B}}$ controls $\mathrm{DQ}_{\mathrm{B}}$, $\overline{\mathrm{BW}}_{\mathrm{C}}$ controls $\mathrm{DQ}_{\mathrm{C}}$, and $\mathrm{BW}_{\mathrm{D}}$ controls $D Q_{\mathrm{D}}$. All IOs are tristated during a byte write. Since this is a common 10 device, the asynchronous $\overline{\mathrm{OE}}$ input signal is deasserted and the IOs are tristated prior to the presentation of data to $\mathrm{DQ}_{\mathrm{s}}$. As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at clock rise:

1. $\overline{C E}_{1}, C E_{2}$, and $\overline{C E}_{3}$ are all asserted active.
2. $\overline{\mathrm{ADSC}}$ is asserted LOW.
3. $\overline{\mathrm{ADSP}}$ is deasserted HIGH
4. The write input signals ( $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}$, and $\overline{\mathrm{BW}}_{\mathrm{x}}$ ) indicate a write access. ADSC is ignored if ADSP is active LOW.
The addresses presented are loaded into the address register and the burst counter or control logic and delivered to the memory core. The information presented to $\mathrm{DQ}_{[\mathrm{D}: \mathrm{A}]}$ is written into the specified address location. Byte writes are allowed. During byte writes, $\mathrm{BW}_{\mathrm{A}}$ controls $\mathrm{DQ}_{\mathrm{A}}, \mathrm{BW}_{\mathrm{B}}$ controls $\mathrm{DQ}_{\mathrm{B}}, \mathrm{BW}_{\mathrm{C}}$ controls $D Q_{C}$, and $\overline{B W}_{D}$ controls $D Q_{D}$. All IOs and even a byte write are tristated when a write is detected. Since this is a common IO device, the asynchronous OE input signal is deasserted and the IOs are tristated prior to the presentation of data to DQs. As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of $\overline{\mathrm{OE}}$.

## Burst Sequences

The CY7C1345G provides an on-chip two bit wrap around burst counter inside the SRAM. The burst counter is fed by $\mathrm{A}_{[1: 0]}$ and follows either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

## Sleep Mode

The $Z Z$ input pin is an asynchronous input. Asserting $Z Z$ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. In this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device is deselected prior to entering the sleep mode. CEs, ADSP, and ADSC must remain inactive for the duration of $\mathrm{t}_{\text {ZZREC }}$ after the ZZ input returns LOW.

Interleaved Burst Address Table
(MODE = Floating or $\mathrm{V}_{\mathrm{DD}}$ )

| First <br> Address <br> $\mathbf{A 1}: \mathbf{A 0}$ | Second <br> Address <br> A1:A0 | Third <br> Address <br> A1:A0 | Fourth <br> Address <br> A1:A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 00 | 11 | 10 |
| 10 | 11 | 00 | 01 |
| 11 | 10 | 01 | 00 |

## Linear Burst Address Table

(MODE = GND)

| First <br> Address <br> A1:A0 | Second <br> Address <br> A1:A0 | Third <br> Address <br> A1:A0 | Fourth <br> Address <br> A1:A0 |
| :---: | :---: | :---: | :---: |
| 00 | 01 | 10 | 11 |
| 01 | 10 | 11 | 00 |
| 10 | 11 | 00 | 01 |
| 11 | 00 | 01 | 10 |

## ZZ Mode Electrical Characteristics

| Parameter | Description | Test Conditions | Min | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: |
| $I_{\mathrm{DDZZ}}$ | Sleep mode standby current | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | 40 | mA |
| $\mathrm{t}_{\mathrm{ZZS}}$ | Device operation to ZZ | $\mathrm{ZZ} \geq \mathrm{V}_{\mathrm{DD}}-0.2 \mathrm{~V}$ | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{ZZREC}}$ | ZZ recovery time | $\mathrm{ZZ} \leq 0.2 \mathrm{~V}$ | $2 \mathrm{t}_{\mathrm{CYC}}$ | - | ns |
| $\mathrm{t}_{\mathrm{ZZI}}$ | ZZ active to sleep current | This parameter is sampled | - | $2 \mathrm{t}_{\mathrm{CYC}}$ | ns |
| $\mathrm{t}_{\mathrm{RZZI}}$ | $Z \mathrm{ZZ}$ inactive to exit sleep current | This parameter is sampled | 0 | - | ns |

## Truth Table

The Truth Table for part CY7C1345G is as follows. ${ }^{[1,2,3,4,5]}$

| Cycle Description | Address Used | $\mathrm{CE}_{1}$ | $\mathrm{CE}_{2}$ | $\mathrm{CE}_{3}$ | ZZ | ADSP | ADSC | ADV | WRITE | OE | CLK | DQ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Deselected cycle, power-down | None | H | X | X | L | X | L | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | L | X | L | L | X | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | X | H | L | L | X | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | L | L | X | L | H | L | X | X | X | L-H | Tri-state |
| Deselected cycle, power-down | None | X | X | X | L | H | L | X | X | X | L-H | Tri-state |
| Sleep mode, power-down | None | X | X | X | H | X | X | X | X | X | X | Tri-state |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | L | X | X | X | H | L-H | Tri-state |
| Write cycle, begin burst | External | L | H | L | L | H | L | X | L | X | L-H | D |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | L | L-H | Q |
| Read cycle, begin burst | External | L | H | L | L | H | L | X | H | H | L-H | Tri-state |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | X | X | X | L | H | H | L | H | H | L-H | Tri-state |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | L | L-H | Q |
| Read cycle, continue burst | Next | H | X | X | L | X | H | L | H | H | L-H | Tri-state |
| Write cycle, continue burst | Next | X | X | X | L | H | H | L | L | X | L-H | D |
| Write cycle, continue burst | Next | H | X | X | L | X | H | L | L | X | L-H | D |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | X | X | X | L | H | H | H | H | H | L-H | Tri-state |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | L | L-H | Q |
| Read cycle, suspend burst | Current | H | X | X | L | X | H | H | H | H | L-H | Tri-state |
| Write cycle, suspend burst | Current | X | X | X | L | H | H | H | L | X | L-H | D |
| Write cycle, suspend burst | Current | H | X | X | L | X | H | H | L | X | L-H | D |

## Notes

1. $\mathrm{X}=$ = "Don't Care," $\mathrm{H}=$ Logic HIGH, and $\mathrm{L}=$ Logic LOW.
2. $\overline{\mathrm{WRITE}}=\mathrm{L}$ when any one or more byte write enable signals $\left(\overline{\mathrm{BW}}_{\mathrm{A}}, \overline{\mathrm{BW}}_{\mathrm{B}}, \overline{\mathrm{BW}}_{\mathrm{C}}, \overline{\mathrm{BW}}_{\mathrm{D}}\right)$ and $\overline{\mathrm{BWE}}=\mathrm{L}$ or $\overline{\mathrm{GW}}=\mathrm{L}$. $\overline{\mathrm{WRITE}}=\mathrm{H}$ when all byte write enable signals $\left(\overline{\mathrm{BW}}_{\mathrm{A}}\right.$, $\left.\overline{B W}_{B}, \overline{B W}_{C}, \overline{B W}_{D}\right), \overline{B W E}, \overline{G W}=H$.
3. The DQ pins are controlled by the current cycle and the $\overline{\mathrm{OE}}$ signal. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock.
4. The SRAM always initiates a read cycle when $\overline{A D S P}$ is asserted, regardless of the state of GW, BWE, or $\overline{B W}_{[A}$ : DI. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE is driven HIGH prior to the start of the write cycle to enable the outputs to tristate. OE is a "Do Not Care" for the remainder of the write cycle.
5. $\overline{\mathrm{OE}}$ is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when $\overline{\mathrm{OE}}$ is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).

## Truth Table for Read or Write

The Truth Table for read or write for part CY7C1345G is as follows. ${ }^{[6,7]}$

| Function | GW | BWE | $\overline{B W}_{\text {D }}$ | $\overline{B W}_{C}$ | $\overline{B W}_{B}$ | $\overline{B W}_{\text {A }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read | H | H | X | X | X | X |
| Read | H | L | H | H | H | H |
| Write byte (A, DQP ${ }_{\text {A }}$ ) | H | L | H | H | H | L |
| Write byte (B, DQP ${ }_{\mathrm{B}}$ ) | H | L | H | H | L | H |
| Write bytes ( $\mathrm{B}, \mathrm{A}, \mathrm{DQP}_{\mathrm{A}}, \mathrm{DQP}_{\mathrm{B}}$ ) | H | L | H | H | L | L |
| Write byte (C, DQP ${ }_{\text {C }}$ ) | H | L | H | L | H | H |
| Write bytes (C, A, DQP ${ }_{\text {C }}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | H | L | H | L |
| Write bytes (C, B, DQP ${ }_{\mathrm{C}}, \mathrm{DQP}_{\mathrm{B}}$ ) | H | L | H | L | L | H |
| Write bytes (C, B, A, DQP ${ }_{\mathrm{C}}, \mathrm{DQP}_{\mathrm{B}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | H | L | L | L |
| Write byte ( $\mathrm{D}, \mathrm{DQP} \mathrm{D}_{\mathrm{D}}$ ) | H | L | L | H | H | H |
| Write bytes ( $\mathrm{D}, \mathrm{A}, \mathrm{DQP}_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | L | H | H | L |
| Write bytes ( $\mathrm{D}, \mathrm{B}, \mathrm{DQP}_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | L | H | L | H |
| Write bytes ( $\mathrm{D}, \mathrm{B}, \mathrm{A}, \mathrm{DQP}_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{B}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | L | H | L | L |
| Write bytes ( $\mathrm{D}, \mathrm{B}, \mathrm{DQP}_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{B}}$ ) | H | L | L | L | H | H |
| Write bytes (D, B, A, DQP ${ }_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{C}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | L | L | H | L |
| Write bytes ( $\mathrm{D}, \mathrm{C}, \mathrm{A}, ~ D Q P_{\mathrm{D}}, \mathrm{DQP}_{\mathrm{B}}, \mathrm{DQP}_{\mathrm{A}}$ ) | H | L | L | L | L | H |
| Write all bytes | H | L | L | L | L | L |
| Write all bytes | L | X | X | X | X | X |

## Note

6. $\mathrm{X}=$ "Don't Care," $\mathrm{H}=$ Logic HIGH, and L = Logic LOW.
7. This table is only a partial listing of the byte write combinations. Any combination of $\overline{\mathrm{BW}}_{\mathrm{x}}$ is valid. Appropriate write is done based on the active byte write

CY7C1345G

## Maximum Ratings

Exceeding the maximum ratings may shorten the battery life of the device. These user guidelines are not tested.
Storage temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient temperature with
power applied .......................................... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply voltage on $\mathrm{V}_{\mathrm{DD}}$ relative to $G N D$....... -0.5 V to +4.6 V
Supply voltage on $V_{D D Q}$ relative to $G N D \ldots . .-0.5 \mathrm{~V}$ to $+\mathrm{V}_{\mathrm{DD}}$
DC voltage applied to outputs
in tristate
-0.5 V to $\mathrm{V}_{\mathrm{DDQ}}+0.5 \mathrm{~V}$
DC input voltage ................................. 0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$
Current into outputs (LOW) ........................................ 20 mA
Static discharge voltage
(MIL-STD-883, method 3015) ................................. > 2001 V
Latch up current .....................................................> 200 mA

## Operating Range

| Range | Ambient <br> Temperature | $\mathbf{V}_{\text {DD }}$ | $\mathbf{V}_{\text {DDQ }}$ |
| :--- | :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $3.3 \mathrm{~V}-5 \% /$ <br> $+10 \%$ | $2.5 \mathrm{~V}-5 \%$ to <br> $\mathrm{V}_{\mathrm{DD}}$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |  |

## Neutron Soft Error Immunity

| Parameter | Description | Test <br> Conditions | Typ | Max* | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: |
| LSBU | Logical <br> single bit <br> upsets | $25^{\circ} \mathrm{C}$ | 361 | 394 | FIT/ <br> Mb |
| LMBU | Logical multi <br> bit upsets | $25^{\circ} \mathrm{C}$ | 0 | 0.01 | FIT/ <br> Mb |
| SEL | Single event <br> latch up | $85^{\circ} \mathrm{C}$ | 0 | 0.1 | FIT/ <br> Dev |

* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^{2}, 95 \%$ confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates'


## Electrical Characteristics

Over the Operating Range

| Parameter ${ }^{[8,9]}$ | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power supply voltage |  |  | 3.135 | 3.6 | V |
| $\mathrm{V}_{\text {DDQ }}$ | IO supply voltage |  |  | 2.375 | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH voltage | For $3.3 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 | - | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OH}}=-1.0 \mathrm{~mA}$ |  | 2.0 | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW voltage | For $3.3 \mathrm{~V}, \mathrm{IO}, \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  | - | 0.4 | V |
|  |  | For $2.5 \mathrm{~V} \mathrm{IO}, \mathrm{I}_{\mathrm{OL}}=1.0 \mathrm{~mA}$ |  | - | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH voltage | For 3.3 V IO |  | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
|  |  | For 2.5 V IO |  | 1.7 | $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | V |
| VIL | Input LOW voltage ${ }^{\text {[8] }}$ | For 3.3 V IO |  | -0.3 | 0.8 | V |
|  |  | For 2.5 V IO |  | -0.3 | 0.7 | V |
| Ix | Input leakage current except ZZ and MODE | $\mathrm{GND} \leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\mathrm{DDQ}}$ |  | -5 | 5 | $\mu \mathrm{A}$ |
|  | Input current of MODE | Input $=\mathrm{V}_{\text {SS }}$ |  | -30 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  | - | 5 | $\mu \mathrm{A}$ |
|  | Input current of ZZ | Input $=\mathrm{V}_{\text {SS }}$ |  | -5 | - | $\mu \mathrm{A}$ |
|  |  | Input $=\mathrm{V}_{\mathrm{DD}}$ |  | - | 30 | $\mu \mathrm{A}$ |
| IOZ | Output leakage current | GND $\leq \mathrm{V}_{\mathrm{I}} \leq \mathrm{V}_{\text {DDQ }}$, output disabled |  | -5 | 5 | $\mu \mathrm{A}$ |
| ldD | $\mathrm{V}_{\mathrm{DD}}$ operating supply current | $\begin{aligned} & V_{\mathrm{DD}}=\mathrm{Max}, \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{CYC}} \end{aligned}$ | $\begin{aligned} & 10 \text { ns cycle, } \\ & 100 \mathrm{MHz} \end{aligned}$ | - | 205 | mA |

[^0]Electrical Characteristics (continued)
Over the Operating Range

| Parameter ${ }^{[8,9]}$ | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {SB1 }}$ | Automatic CE power-down current - TTL inputs | Max $V_{\text {DD }}$, device deselected, $V_{I N} \geq V_{I H}$ or $V_{I N} \leq V_{I L}, f=f_{M A X}$, inputs switching | 10 ns cycle, 100 MHz | - | 80 | mA |
| $\mathrm{I}_{\text {SB2 }}$ | Automatic CE power-down current - CMOS inputs | Max $V_{D D}$, device deselected, <br> $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$, <br> $\mathrm{f}=0$, inputs static | 10 ns cycle, 100 MHz | - | 40 | mA |
| ${ }^{\text {SB3 }}$ | Automatic CE power-down current - CMOS inputs | $\begin{aligned} & M_{\text {Mx }} V_{D D}, \text { device deselected, } \\ & V_{I N} \geq V_{D D Q}-0.3 \vee \text { or } V_{I N} \leq 0.3 \mathrm{~V}, \\ & f=f_{\text {MAX }} \text {, inputs switching } \end{aligned}$ | 10 ns cycle, 100 MHz | - | 65 | mA |
| ${ }^{\text {SB4 }}$ | Automatic CE power-down current - TTL inputs | Max $V_{\text {DD }}$, device deselected, $\mathrm{V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{DD}}-0.3 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{IN}} \leq 0.3 \mathrm{~V}$, $\mathrm{f}=0$, inputs static | 10 ns cycle, 100 MHz | - | 45 | mA |

## Capacitance

| Parameter ${ }^{[10]}$ | Description | Test Conditions | 100-pin TQFP <br> Max | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 5 | pF |
| $\mathrm{C}_{\mathrm{CLK}}$ | Clock input capacitance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ | 5 | pF |
| $\mathrm{C}_{\mathrm{IO}}$ | Input or output capacitance |  | 5 | pF |

## Thermal Resistance

| Parameter ${ }^{[10]}$ | Description | 100-pin TQFP <br> Package | Unit |  |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal resistance <br> (junction to ambient) | Test conditions follow standard test methods and <br> procedures for measuring thermal impedance, per <br> EIA/JESD51. | 30.32 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal resistance <br> (junction to case) | 6.85 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\Theta_{\mathrm{JC}}$ |  |  |  |  |

Note
10. Tested initially and after any design or process change that may affect these parameters.

## AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms


## Switching Characteristics

## Over the Operating Range

| Parameter ${ }^{\text {[11, 12] }}$ | Description | -100 |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max |  |
| tPOWER | $\mathrm{V}_{\text {DD }}$ (typical) to the first access ${ }^{[13]}$ | 1 | - | ms |
| Clock |  |  |  |  |
| $\mathrm{t}_{\mathrm{CYC}}$ | Clock cycle time | 10 | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | Clock HIGH | 4.0 | - | ns |
| $\mathrm{t}_{\mathrm{CL}}$ | Clock LOW | 4.0 | - | ns |
| Output Times |  |  |  |  |
| $\mathrm{t}_{\text {CDV }}$ | Data output valid after CLK rise | - | 8.0 | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data output hold after CLK rise | 2.0 | - | ns |
| ${ }^{\text {t }}$ LZ | Clock to low Z ${ }^{[14,15,16]}$ | 0 | - | ns |
| $\mathrm{t}_{\mathrm{CHZ}}$ | Clock to high Z [14, 15, 16] | - | 3.5 | ns |
| toev | $\overline{\text { OE LOW to output valid }}$ | - | 3.5 | ns |
| toelz | $\overline{\mathrm{OE}}$ LOW to output low $\mathrm{Z}^{[14,15,16]}$ | 0 | - | ns |
| $\mathrm{t}_{\text {OEHz }}$ | $\overline{\mathrm{OE}}$ HIGH to output high Z [14, 15, 16] | - | 3.5 | ns |
| Setup Times |  |  |  |  |
| $\mathrm{t}_{\text {AS }}$ | Address setup before CLK rise | 2.0 | - | ns |
| $\mathrm{t}_{\text {ADS }}$ | $\overline{\text { ADSP, }}$ ADSC setup before CLK rise | 2.0 | - | ns |
| $\mathrm{t}_{\text {ADVS }}$ | $\overline{\mathrm{ADV}}$ setup before CLK rise | 2.0 | - | ns |
| ${ }^{\text {twes }}$ | $\overline{\mathrm{GW}}$, $\overline{\mathrm{BWE}},^{\mathrm{BW}_{\mathrm{x}} \text { setup before CLK rise }}$ | 2.0 | - | ns |
| $\mathrm{t}_{\text {DS }}$ | Data input setup before CLK rise | 2.0 | - | ns |
| $\mathrm{t}_{\text {CES }}$ | Chip enable setup | 2.0 | - | ns |
| Hold Times |  |  |  |  |
| $\mathrm{t}_{\mathrm{AH}}$ | Address hold after CLK rise | 0.5 | - | ns |
| $\mathrm{t}_{\text {ADH }}$ | $\overline{\mathrm{ADSP}}, \overline{\mathrm{ADSC}}$ hold after CLK rise | 0.5 | - | ns |
| ${ }^{\text {tweh }}$ | $\overline{\mathrm{GW}}, \overline{\mathrm{BWE}}, \overline{\mathrm{BW}}_{\mathrm{x}}$ hold after CLK rise | 0.5 | - | ns |
| $\mathrm{t}_{\text {ADVH }}$ | $\overline{\text { ADV }}$ hold after CLK rise | 0.5 | - | ns |
| ${ }^{\text {t }}$ D | Data input hold after CLK rise | 0.5 | - | ns |
| $\mathrm{t}_{\text {CEH }}$ | Chip enable hold after CLK rise | 0.5 | - | ns |

## Notes

11. Timing reference level is 1.5 V when $\mathrm{V}_{\mathrm{DDQ}}=3.3 \mathrm{~V}$ and is 1.25 V when $\mathrm{V}_{\mathrm{DDQ}}=2.5 \mathrm{~V}$.
12. Test conditions shown in (a) of Figure 2 on page 12 unless otherwise noted.
13. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above $V_{D D(\text { minimum) }}$ initially before a read or write operation is initiated.
14. $\mathrm{t}_{\mathrm{CHLZ}}, \mathrm{t}_{\mathrm{CLZ}}, \mathrm{t}_{\mathrm{OELZ}}$, and $\mathrm{t}_{\mathrm{OEHZ}}$ are specified with AC test conditions shown in (b) of Figure 2 on page 12. Transition is measured $\pm 200 \mathrm{mV}$ from steady state voltage.
15. At any voltage and temperature, $\mathrm{t}_{\mathrm{OEHZ}}$ is less than $\mathrm{t}_{\mathrm{OELZ}}$ and $\mathrm{t}_{\mathrm{CHZ}}$ is less than $\mathrm{t}_{\mathrm{CLZ}}$ to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high $Z$ prior to low $Z$ under the same system conditions.
16. This parameter is sampled and not $100 \%$ tested.

CY7C1345G

## Timing Diagrams

Figure 3. Read Cycle Timing ${ }^{[17]}$


Note
17. On this diagram, when $\overline{\mathrm{CE}}$ is LOW: $\overline{\mathrm{CE}}_{1}$ is LOW, $\mathrm{CE}_{2}$ is HIGH and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is $\mathrm{HIGH}: \overline{\mathrm{CE}}_{1}$ is HIGH or $\mathrm{CE}_{2}$ is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH .

## Timing Diagrams (continued)

Figure 4. Write Cycle Timing ${ }^{[18,19]}$


[^1]
## Timing Diagrams (continued)

Figure 5. Read/Write Timing ${ }^{[20,21,22]}$


## Notes

20. Full width write can be initiated by either $\overline{\mathrm{GW}}$ LOW; or by $\overline{\mathrm{GW}}$ HIGH, $\overline{\mathrm{BWE}}$ LOW and $\overline{\mathrm{BW}}_{\mathrm{x}}$ LOW.
21. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by $\overline{\mathrm{ADSP}}$ or $\overline{\mathrm{ADSC}}$.
22. $\overline{\mathrm{GW}}$ is HIGH.

Timing Diagrams (continued)
Figure 6. ZZ Mode Timing ${ }^{[23,24]}$


Notes
23. Device must be deselected when entering $Z Z$ mode. See Truth Table on page 8 for all possible signal conditions to deselect the device 24. DQs are in high $Z$ when exiting $Z Z$ sleep mode.

## Ordering Information

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

| Speed <br> $(\mathrm{MHz})$ | Ordering Code | Package <br> Diagram | Part and Package Type | Operating <br> Range |
| :---: | :--- | :---: | :---: | :--- |
| 100 | CY7C1345G-100AXC | $51-85050$ | $100-$ pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm})$ Pb-free | Commercial |
|  | CY7C1345G-100AXI | $51-85050$ | $100-$ pin TQFP $(14 \times 20 \times 1.4 \mathrm{~mm}) \mathrm{Pb}-$ free | Industrial |

## Ordering Code Definitions



## Package Diagrams

Figure 7. 100-pin TQFP ( $14 \times 20 \times 1.4 \mathrm{~mm}$ ) A100RAPackage Outline, $51-85050$

1.00 REF. DETAILA

## Acronyms

| Acronym | Description |
| :--- | :--- |
| CMOS | complementary metal oxide semiconductor |
| $\overline{\mathrm{CE}}$ | chip enable |
| CEN | clock enable |
| GW | global write |
| I/O | input/output |
| $\overline{\text { OE }}$ | output enable |
| SRAM | static random access memory |
| TQFP | thin quad flat pack |
| WE | write enable |

## Document Conventions

## Units of Measure

| Symbol | Unit of Measure |
| :--- | :--- |
| ${ }^{\circ} \mathrm{C}$ | degree Celsius |
| MHz | megahertz |
| $\mu \mathrm{A}$ | microampere |
| mA | milliampere |
| mm | millimeter |
| ms | millisecond |
| MHz | megahertz |
| ns | nanosecond |
| pF | picofarad |
| V | volt |
| W | watt |

## Document History Page

Document Title: CY7C1345G, 4-Mbit (128 K $\times 36$ ) Flow-Through Sync SRAM
Document Number: 38-05517

| Rev. | ECN | Orig. of Change | Submission Date | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 224365 | RKF | See ECN | New data sheet. |
| *A | 278513 | VBL | See ECN | Updated Features (Removed 66 MHz frequency related information). <br> Updated Selection Guide (Removed 66 MHz frequency related information). <br> Updated Electrical Characteristics (Removed 66 MHz frequency related information). <br> Updated Switching Characteristics (Removed 66 MHz frequency related information). <br> Updated Ordering Information (Updated part numbers (Added Pb-free BGA package), changed TQFP package to Pb -free TQFP package, added comment on the BG Pb-free package availability below the table). |
| *B | 333626 | SYT | See ECN | Updated Features (Removed 117 MHz frequency related information). <br> Updated Selection Guide (Removed 117 MHz frequency related information). Updated Pin Configurations (Updated Address Expansion balls in the pinouts for 100-pin TQFP and 119-ball BGA Packages as per JEDEC standards). <br> Updated Pin Definitions. <br> Updated Functional Overview (Updated ZZ Mode Electrical Characteristics (Replaced 'Snooze' with 'Sleep')). <br> Updated Truth Table (Replaced 'Snooze’ with 'Sleep'). <br> Updated Electrical Characteristics (Updated test conditions for $\mathrm{V}_{\mathrm{OL}}$ and $\mathrm{V}_{\mathrm{OH}}$ parameters, removed 117 MHz frequency related information). <br> Updated Switching Characteristics (Removed 117 MHz frequency related information). <br> Updated Thermal Resistance (Replaced TBDs for $\Theta_{\mathrm{JA}}$ and $\Theta_{\mathrm{JC}}$ to their respective values). <br> Updated Ordering Information (By shading and unshading MPNs as per availability, removed comment on the availability of BG Pb-free package). |
| *C | 418633 | RXU | See ECN | Changed status from Preliminary to Final. <br> Changed address of Cypress Semiconductor Corporation from "3901 North First Street" to "198 Champion Court". <br> Updated Electrical Characteristics (Changed "Input Load Current except ZZ and MODE" to "Input Leakage Current except ZZ and MODE", updated Note 9 (Changed test condition from $\mathrm{V}_{I H} \leq \mathrm{V}_{\mathrm{DD}}$ to $\mathrm{V}_{I H}<\mathrm{V}_{\mathrm{DD}}$ ). <br> Updated Ordering Information (Updated part numbers, replaced Package Name column with Package Diagram in the Ordering Information table). Replaced Package Diagrams. |
| *D | 480124 | VKN | See ECN | Updated Maximum Ratings (Added the Maximum Rating for Supply Voltage on $\mathrm{V}_{\mathrm{DDQ}}$ Relative to GND). <br> Updated Ordering Information (Updated part numbers). |
| *E | 1274724 | VKN | See ECN | Updated Timing Diagrams (Updated Figure 4). |
| *F | 2756998 | VKN | 08/28/09 | Included Neutron Soft Error Immunity. Modified Ordering Information (By including parts that are available, and modified the disclaimer for the Ordering information). |
| *G | 3034798 | NJY | 09/21/2010 | Added Ordering Code Definitions. Updated Package Diagrams. <br> Added Acronyms and Units of Measure. Minor edits and updated in new template. |
| *H | 3353361 | PRIT | 08/24/2011 | Updated Package Diagrams. |

Document History Page (continued)
Document Title: CY7C1345G, 4-Mbit (128 K $\times 36$ ) Flow-Through Sync SRAM Document Number: 38-05517

| Rev. | ECN | Orig. of <br> Change | Submission <br> Date | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| *I | 3587066 | NJY / PRIT | $05 / 10 / 2012$ | Updated Features (Removed 133 MHz frequency related information, removed <br> 119-ball BGA package related information). <br> Updated Functional Description (Removed "For best practice <br> recommendations, refer to the Cypress application note SRAM System Design <br> Guidelines"). <br> Updated Selection Guide (Removed 133 MHz frequency related information). <br> Updated Pin Configurations (Removed 119-ball BGA package related <br> information). <br> Updated Functional Overview (Removed 133 MHz frequency related <br> information). <br> Updated Electrical Characteristics (Removed 133 MHz frequency related <br> information). <br> Updated Capacitance (Removed 119-ball BGA package related information). <br> Updated Thermal Resistance (Removed 119-ball BGA package related <br> information). <br> Updated Switching Characteristics (Removed 133 MHz frequency related <br> information). <br> Updated Package Diagrams (Removed 119-ball BGA package related <br> information). |
| *J | 3753130 | PRIT | $09 / 24 / 2012$ | No technical updates. Completing sunset review. |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

## Products

| Automotive | cypress.com/go/automotive |
| :--- | ---: |
| Clocks \& Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting \& Power Control | cypress.com/go/powerpsoc |
| cypress.com/go/plc |  |
| Memory | cypress.com/go/memory |
| Optical \& Image Sensing | cypress.com/go/image |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |




 application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign),


 the express written permission of Cypress.



 assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.


[^0]:    Notes
    8. Overshoot: $\mathrm{V}_{\mathrm{IH}(\mathrm{AC})}<\mathrm{V}_{\mathrm{DD}}+1.5 \mathrm{~V}$ (Pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ), undershoot: $\mathrm{V}_{\mathrm{IL}(\mathrm{AC})}>-2 \mathrm{~V}$ (Pulse width less than $\mathrm{t}_{\mathrm{CYC}} / 2$ ).
    9. $T_{\text {Power up }}$ : Assumes a linear ramp from 0 V to $\mathrm{V}_{\mathrm{DD}(\text { min })}$ within 200 ms . During this time $\mathrm{V}_{I H}<\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{DDQ}} \leq \mathrm{V}_{\mathrm{DD}}$.

[^1]:    Notes
    18. On this diagram, when $\overline{\mathrm{CE}}$ is LOW: $\overline{\mathrm{CE}}_{1}$ is LOW, $\mathrm{CE}_{2}$ is HIGH and $\overline{\mathrm{CE}}_{3}$ is LOW. When $\overline{\mathrm{CE}}$ is HIGH: $\overline{\mathrm{CE}}_{1}$ is HIGH or CE 2 is LOW or $\overline{\mathrm{CE}}_{3}$ is HIGH. 19. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW $\overline{\mathrm{B}}_{\mathrm{x}}$ LOW.

