

General Description

The MAX13342E/MAX13345E USB-compliant transceivers are designed to minimize the area and external components required to interface low-voltage ASICs to USB. The devices comply with USB 2.0 specification for full-speed-only (12Mbps) operation. The transceivers include an internal 3.3V regulator, an internal 1.5k Ω D+ pullup resistor, and built-in ±15kV ESD protection circuitry to protect the USB I/O ports (D+,D-). The MAX13345E also has internal series resistors, allowing it to be wired directly to a USB connector.

These devices operate with logic-supply voltages as low as +2.3V, ensuring compatibility with low-voltage ASICs. A low-power mode reduces current consumption to less than 45µA. An enumerate function controls the D+ pullup resistor, allowing devices to logically disconnect while remaining plugged in.

The MAX13342E has controlled output impedance of 2Ω (max) on D+/D-, allowing the use of external switches to multiplex two different USB devices onto a single USB connector. The MAX13345E has 43.5Ω (max) internal resistors on D+/D- for direct connection to the USB connector.

The MAX13342E/MAX13345E are equipped with DAT and SE0 interface signals. These transceivers provide a USB detection function that monitors the presence of USB VBUS and signals the event.

These devices operate over the extended -40°C to +85°C temperature range and are available in UCSP™ 2.0mm x 1.5mm and 14-pin TDFN (3mm x 3mm) packages.

UCSP™ is a trademark of Maxim Integrated Products, Inc.

Applications

PDAs

PC Peripherals

Cellular Telephones

Data Cradles

MP3 Players

Pin Configurations and Selector Guide appear at end of data sheet.

Features

- ♦ USB 2.0 (Full-Speed, 12Mbps)-Compliant **Transceiver**
- ♦ Internal Pullup
- ♦ V_{BUS} Detection
- ♦ Internal Series Resistors (MAX13345E)
- ♦ ±15kV (HBM) ESD Protection on D+, D-, and VBUS
- ♦ Enumeration Input Controls D+ Pullup Resistor
- ♦ Supports 3-Wire DAT/SE0 Interface
- ♦ +2.3V to +3.6V Interface Voltage (VL)
- ♦ No Power-Supply Sequencing Required
- **♦ Low USB Output Impedance (MAX13342E)**


Ordering Information

PART	PIN- PACKAGE	TOP MARK	PKG CODE
MAX13342EETD+	14 TDFN-EP (3mm x 3mm)	ACZ	T1433-2
MAX13342EEBC+*	12 UCSP (2.0mm x 1.5mm)	ACU	B12-3
MAX13345EETD+	14 TDFN-EP (3mm x 3mm)	ADA	T1433-2
MAX13345EEBC+*	12 UCSP (2.0mm x 1.5mm)	ACX	B12-3

^{*}Future product—contact factory for availability.

EP = Exposed pad.

Typical Operating Circuits



Maxim Integrated Products 1

⁺Denotes lead-free package.

ABSOLUTE MAXIMUM RATINGS

(All voltages refer to GND unless otherwi	se noted.)
Supply Voltage (VBUS)	0.3V to +6V
System Supply Voltage (V _L)	0.3V to +6V
Output of Internal Regulator (VTRM)	0.3V to (V _{BUS} + 0.3V)
Input Voltage (D+, D-)	0.3V to +6V
SUS, BD	0.3V to $(V_L + 0.3V)$
ENUM, SEO, DAT	0.3V to $(V_L + 0.3V)$
Short-Circuit Current to VBUS or GND (D-	+, D-)±150mA
Maximum Continuous Current (all other p	oins)±15mA

Continuous Power Dissipation (T _A = +: 14-Pin TDFN (derate 18.5mW/°C abd 4mm x 3mm UCSP	
(derate 6.5mW/°C above +70°C)	518mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Bump Soldering	+235°C
Lead Soldering (10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{BUS} = +4.0V to +5.5V, V_L = +2.3V to +3.6V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{BUS} = +5.0V, V_L = +2.5V, T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY INPUTS (VBUS, VTRM, V	/L)					
V _{BUS} Input Range	V _{BUS}		4.0		5.5	V
V _L Input Range	VL		2.3		3.6	V
Regulated Supply-Voltage Output	V _{TRM}		3.0	3.3	3.6	V
Operating V _{BUS} Supply Current	I _{VBUS}	Full-speed transmitting/receiving at 12Mbps, C _L = 50pF on D+ and D-			10	mA
Operating V _L Supply Current	I _{VL}	Full-speed transmitting/receiving at 12Mbps, C _L = 15pF receiver outputs, V _L = 2.5V		1.5		mA
Full-Speed Idle and SE0 Supply	l vou oven ex	Full-speed idle, $V_{D+} > 2.7V$, $V_{D-} < 0.3V$			500	
Current	IVBUS(IDLE)	SE0: V _{D-} <0.3V, V _{D+} <0.3			500	μΑ
Static V _L Supply Current	IVL(STATIC)	Full-speed idle, SE0 or suspend mode			10	μΑ
Suspend Supply Current	I _{VBUS} (SUSP)	SE0 = DAT= open; SUS = OE = high		30	45	μΑ
Disable-Mode Supply Current	IVBUS(DIS)	V _L = GND or open			25	μΑ
Sharing-Mode V _L Supply Current	IVL(SHARING)	V _{BUS} = GND or open, \overline{OE} = low, SE0 = DAT = low or high, SUS = high			5	μΑ
D+/D- Supply Current	I _{D+/D-}	V _{BUS} = GND or open			20	μΑ
V _{BUS} Power-Supply Detection Threshold	V _{TH_} V _B US	V _L > 2.3V	0.8		3.6	V
V _{BUS} Power-Supply Detection Hysteresis	Vvbushys			100		mV
V _L Power-Supply Threshold	V _{TH_V} L			850		mV

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{BUS} = +4.0V \text{ to } +5.5V, V_{L} = +2.3V \text{ to } +3.6V, T_{A} = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{BUS} = +5.0V, V_{L} = +2.5V, T_{A} = +25^{\circ}C.)$ (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS AND OUTPUTS	(DAT, SE0,	OE, ENUM, SUS, BD)				
Input-High Voltage	VIH		0.7 x V _L			V
Input-Low Voltage	V_{IL}				$0.3 \times V_L$	V
Output-Voltage High	VoH	ISOURCE = 2mA	V _L - 0.4			V
Output-Voltage Low	Vol	ISINK = 2mA			0.4	V
Input Leakage Current	I _{LKG}		-1		+1	μΑ
Input Capacitance		Measured from input to GND		10		рF
ANALOG INPUTS AND OUTPUT	S (D+/D-)					
Differential Input Sensitivity	V_{ID}	IV _{D+} - V _{D-} I	200			mV
Differential Common-Mode Voltage Range	V _{СМ}	Includes V _{ID} range	0.8		2.5	V
Single-Ended Input Voltage High	VIHSE		2.0			V
Single-Ended Input Voltage Low	VILSE				0.8	V
Receiver Single-Ended Hysteresis	V _{HYS}			200		mV
Output-Voltage Low	V _{OLD}	$R_L = 1.5k\Omega$ from D+ or D- to 3.6V			0.3	V
Output-Voltage High	V _{OHD}	$R_L = 15k\Omega$ from D+ or D- to GND	2.8		3.6	V
Off-State Leakage Current		Tri-state driver	-1		+1	μΑ
Transceiver Capacitance	C _{IND}	Measured from D+ or D- to GND		20		рF
Driver Output Impedance	Rout	MAX13342E	4		14	Ω
		MAX13345E	28		43	52
Internal Pullup Resistor	R _{PU}		1.425	1.500	1.575	kΩ
Input Impedance	Z _{IN}	Drivers off, tri-state driver, ENUM = 0, V_{D+} , V_{D-} = 0 OR +3.6V	1			МΩ
LINEAR REGULATOR						
External Capacitor	Cout	Compensation of linear regulator	1			μF
ESD PROTECTION (D+, D-)						
Human Body Model				±15		kV
IEC 61000-4-2 Air-Gap Discharge				±8		kV
IEC 61000-4-2 Contact Discharge				±8		kV

TIMING CHARACTERISTICS

(VBUS = +4V to +5.5V, V_L = +2.3V to +3.6V, ENUM = V_L , T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at V_{BUS} = +5V, V_L = +2.5V, T_A = +25°C.) (Note 1)


PARAMETER	SYMBOL	CONDIT	TIONS	MIN	TYP	MAX	UNITS
TRANSMITTER (C _L = 50pF)		•					
Rise Time	tFR	10% to 90% of IV _{OHD} -V 31.6 Ω series resistor (N Figures 3, 8		4		20	ns
Fall Time	tFF	10% to 90% of IV _{OHD} -V 31.6 Ω series resistor (I Figures 3, 8		4		20	ns
Rise-and-Fall Time Matching (Note 1)	t _{LR} /t _{LF}	Figures 3, 8		90		110	%
Output Signal Crossover (Note 2)	V _{CRS_L} , V _{CRS_F}	Figure 4		1.3		2	V
Driver	tplh_drv	Low-to-high transition, Figures 4, 8	V _L > 2.3V			20	200
Propagation Delay	tphl_drv	High-to-low transition, Figures 4, 8	V _L > 2.3V			20	ns
Driver Enabled Delay Time	tpzh_DRV	Off-to-high transition, Figures 5, 8	V _L > 2.3V			18	ne
Driver-Enabled Delay Time	t _{PZL_DRV}	Off-to-low transition, Figures 5, 8	V _L > 2.3V			18	ns
Driver Dischle Delev	tphz_drv	High-to-off transition, Figure 5, 9	V _L > 2.3V			18	
Driver Disable Delay	tpLZ_DRV	Low-to-off transition, Figures 5, 9	V _L > 2.3V			18	ns
RECEIVER (C _L = 15pF)							
Differential Receiver	tplh_RCV	Low-to-high transition, Figures 6,10	V _L > 2.3V			20	no
Propagation Delay	tPHL_RCV	High-to-low transition, Figures 6,10	V _L > 2.3V			20	ns
Single-Ended Receiver	^t PLH_SE	Low-to-high transition, Figures 6,10				18	20
Propagation Delay	t _{PHL_SE}	High-to-low transition, Figures 6,10				18	ns
Single-Ended Receiver Disable	t _{PHZ_SE}	High-to-off transition, Figure 7	V _L > 2.3V			20	
Delay	t _{PLZ_SE}	Low-to-off transition, Figure 7	V _L > 2.3V			20	ns
Single-Ended Receiver Enable	tpzh_se	Off-to-high transition, Figure 7	V _L > 2.3V			22	
Delay	t _{PZL_SE}	Off-to-low transition, Figure 7	V _L > 2.3V			22	ns


Note 1: Parameters are 100% production tested at +25°C, unless otherwise noted. Limits over temperature are guaranteed by design.


MIXIM


Typical Operating Characteristics


 $(V_{BUS} = +5V, V_{L} = +3.3V, T_{A} = +25^{\circ}C, unless otherwise noted.)$



























Typical Operating Characteristics (continued)

 $(V_{BUS} = +5V, V_{L} = +3.3V, T_{A} = +25^{\circ}C, unless otherwise noted.)$









Pin Description

Р	IN		FUNCTION
TDFN	UCSP	NAME	FUNCTION
1	B1	V _{TRM}	Regulated Output Voltage. V _{TRM} provides a 3.3V output derived from V _{BUS} . Bypass V _{TRM} to GND with a 1µF (min) low-ESR capacitor, such as ceramic or plastic film types. V _{TRM} provides power to internal circuitry and the internal D+ pullup resistor. Do not use V _{TRM} to power external circuitry. These USB transceivers can also be powered by an externally regulated 3.3V supply connected to both V _{BUS} and V _{TRM} .
2	A1	VL	System-Side Power-Supply Input. Connect V_L to the systems logic-level power supply. Bypass V_L to GND with a $0.1\mu F$ (min) low-ESR ceramic capacitor.
3	A2	SE0	Logic-Side Data Input/Output. SE0 operates as an input when \overline{OE} is low and as an output when \overline{OE} is high. As an input, when SE0 is active high, D+ and D- are both driven low. As an output, SE0 goes active high when both D+ and D- are low. (See Tables 3 and 4.)
4	А3	DAT	Logic-Side Data Input/Output. DAT operates as an input for data on D+/D- when \overline{OE} is low. DAT operates as the output of the differential receiver on D+/D- when \overline{OE} is high. (See Tables 3 and 4.)
5, 12		N.C.	No Connection. Leave N.C. unconnected. N.C. is not internally connected.
6	В3	SUS	Suspend Input. Drive SUS low for normal transceiver operation. Drive SUS high for low-power state.
7	A4	BD	USB Detector Output. A high on BD indicates that V _{BUS} is present.
8	B4	ŌĒ	Output Enable. \overline{OE} controls the USB transmitter outputs (D+/D-) and the interface signals (DAT, SE0) when in USB mode. Drive \overline{OE} high to operate D+/D- as inputs and to operate the logic interface signals as outputs. Drive \overline{OE} low to operate D+/D- as outputs and to operate the logic interface signals as inputs.
9	C4	GND	Ground
10	C3	D-	Negative USB Differential Data Input/Output. D- is wired to the USB connector directly (MAX13345E) or through a series resistor (MAX13342E). D- operates as an input when \overline{OE} is high and as an output when \overline{OE} is low.
11	C2	D+	Positive USB Differential Data Input/Output. D+ is wired to the USB connector directly (MAX13345E) or through a series resistor (MAX13342E). D+ operates as an input when \overline{OE} is high and as an output when \overline{OE} is low.
13	B2	ENUM	Enumerate. Drive ENUM high to connect the internal $1.5k\Omega$ resistor from D+ to V _{TRM} . Drive ENUM low to disconnect the internal $1.5k\Omega$ resistor.
14	C1	V _{BUS}	USB-Side Power-Supply Input. Connect V_{BUS} to the incoming USB power supply. Bypass V_{BUS} to GND with a 1µF ceramic capacitor.
EP		EP	Exposed Paddle. Connect EP to GND.




Figure 1. MAX13342E/MAX13345E Functional Diagram

Detailed Description

The MAX13342E/MAX13345E USB-compliant transceivers are designed to minimize the area and external components required to interface low-voltage ASICs to USB. The devices comply with the USB 2.0 specification for full-speed (12Mbps) operation. The transceivers include an internal 3.3V regulator, an internal 1.5k Ω D+pullup resistor, and built-in $\pm 15 \text{kV}$ (HBM) ESD protection circuitry to protect D+, D-. Figure 1 is the MAX13342E/MAX13345E functional diagram.

The MAX13342E has controlled output impedance of 12Ω (max) on D+/D-, allowing the use of external switches to multiplex two different USB devices onto a single USB connector.

The MAX13345E uses internal series resistors on D+/D-to allow direct interface to the USB connector. A low-power mode reduces current consumption to less than 45 μ A. An enumerate function controls connection of the internal D+ pullup resistor.

The MAX13342E/MAX13345E are equipped with DAT and SE0 interface signals and support the 3-wire USB tranceiver interface. Although the 3-wire interface is commonly associated with USB On-the-Go transceivers, the MAX13342E/MAX13345E support USB peripherals only. These transceivers provide a USB VBUS detection function that monitors the presence of USB VBUS and signals the event.

Interface

The MAX13342E/MAX13345E control signals are used to control the USB D+/D- lines. V_L powers the logic-side interface and sets the input and output thresholds of these signals. The control signals for the MAX13342E and MAX13345E are DAT, SE0, and \overline{OE} .

Power-Supply Configuration

Normal Operating Mode

See Table 1 for various power-supply configurations.

V_{BUS} supplies power to the USB transceivers. Connect V_{BUS} to a +4V to +5.5V supply. Connect V_L to a +2.3V to +3.6V supply. V_{BUS} is typically connected directly to the USB connector. An internal regulator provides 3.3V to internal circuitry, and a regulated 3.3V output at V_{TRM}, in addition to powering the internal D+ pullup resistor. The MAX13342E and MAX13345E can be powered by connecting both V_{BUS} and V_{TRM} to a 3.3V external regulator.

Low-Power Mode

Operate the transceivers in low-power mode by asserting SUS high. In low-power mode, the USB differential receiver is turned off and V_{BUS} consumes less than

45μA of supply current. The single-ended D+ and D-receivers are still active when driving SUS high.

Sharing Mode

Connect V_L to a system power supply and leave V_{BUS} (or V_{BUS} and V_{TRM}) unconnected or connected to GND. D+ and D- are tri-stated, allowing other circuitry to share the USB D+ and D- line. V_L consumes less than $5\mu A$ of supply current. When operating the transceivers in sharing mode, the SUS input is ignored, and the interface signals (SE0, DAT) are high impedance.

Disable Mode

Connect VBUS to a system power supply and leave VL unconnected or connect to ground. In disable mode, D+ and D- are tri-stated, and VBUS and/or VTRM (or VBUS and VTRM) consume less than 25 μ A. When operating the transceivers in disable mode, \overline{OE} , SUS, and inputs to the interface control signals are ignored. (See Table 2.)

Table 1. Power-Supply Configuration

V _{BUS} (V)	V _{TRM} (V)	V _L (V)	CONFIGURATION	NOTES
+4.0 to +5.5	+3.0 to +3.6 output	+2.3 to +3.6	Normal mode	_
+4.0 to +5.5	+3.0 to +3.6 output	GND or floating	Disable mode	Table 2
GND or Floating	High Z	+2.3 to +3.6	Sharing mode	Table 2

Table 2. Disable-Mode and Sharing-Mode Connection

INPUTS/OUTPUTS	DISABLE MODE	SHARING MODE
V _{BUS} / V _{TRM}	4V to 5.5V	Floating or connected to GND
VL	Floating or connected to GND	2.3V to 3.6V input
D+ and D-	High impedance	High impedance
DAT, SE0	High impedance	High impedance
SUS	High impedance	High impedance
BD	Low	Low

3-Wire DAT/SE0 Interface

The MAX13342E/MAX13345E use DAT and SE0 to drive data or a single-ended zero onto the D+/D- lines. When $\overline{\text{OE}}$ is low, SE0 is an input and functions as a single-ended zero driver. When SE0 is high, both D+ and D- are driven low. When SE0 is driven low, the D+/D- outputs are controlled by DAT.

DAT is used to send data on D+/D- when both \overline{OE} and SE0 are low. When DAT is high, D+ is driven high and D- is driven low. When DAT is low, D+ is driven low and D- is driven high.

In receive mode $(\overline{OE} = \text{high})$, DAT is the output of the differential receiver connected to D+ and D-. SE0 only goes active high when both D+ and D- are low.

Control Signals USB Detection

The MA13342E/MAX13345E USB detection function indicates that VBUS is present. The MAX13342E/MAX13345E push-pull bus detection output (BD) monitors VBUS, and asserts high when VBUS and VL are present. BD asserts low if VBUS is less than +3.6V and enters sharing mode.

OE

OE controls the direction of communication when V_L and V_{BUS} are both present. When OE is low, DAT and SE0 operate as logic inputs and D+/D - are outputs. When OE is high, DAT and SE0 operate as logic outputs and D+/D- are inputs.

SUS

SUS determines whether the MAX13342E/MAX13345E operate in normal mode or in suspend mode. Drive SUS low for normal operation. Drive SUS high to enable suspend mode. In suspend mode, the single-ended receivers (D+/D-) are active to detect a wake-up event. Supply current decreases to less than 45µA in suspend mode.

The MAX13342E/MAX13345E can transmit data on D+ and D- while in suspend mode. This function is used to signal a remote wake-up event.

ENUM

A 1.5k Ω pullup resistor on D+ is used to indicate full-speed (12Mbps) operation. Drive ENUM high to connect the internal pullup resistor from D+ to V_{TRM}. Drive ENUM low to disconnect the internal pullup resistor from D+ to V_{TRM}.

D+ and D-

D+ and D- are bidirectional signals and are ESD protected to $\pm 15 \text{kV}$ (HBM). $\overline{\text{OE}}$ controls the direction of D+ and D- when in USB normal mode (Tables 3 and 4).

VTRM

An internal linear regulator generates the VTRM voltage (+3.3V typ). VTRM derives power from VBUS (see the Power-Supply Configuration section). VTRM powers the internal USB circuitry and provides the pullup voltage for the internal 1.5k Ω resistor. Bypass VTRM to GND with a 1 μ F ceramic capacitor as close to the device as possible. Do not use VTRM to provide power to external circuitry.

Table 3. Transmit Truth Table

	(OE = 0, §		
INP	UTS	OUTI	PUTS
DAT	SE0	D+	D-
0	0	0	1
0	1	0	0
1	0	1	0
1	1	0	0

Applications Information

USB Data Transfer

Transmitting Data

The MAX13342E/MAX13345E transmit USB data to the USB differentially on D+ and D- when \overline{OE} is low. The D+ and D- outputs are determined by SE0 and DAT (see Table 3).

Receiving Data

Drive \overline{OE} high and SUS low to receive data on $\overline{D+/D-}$. Differential data received on D+ and D- appear at DAT. SE0 goes high only when both D+ and D- are low (Table 4).

External Resistors (MAX13342E)

The MAX13342E provides low internal resistance on D+/D-. Two external series resistors for impedance matching are required for USB. Place the resistors in between the MAX13342E and the USB connector (see Figure 2).

Table 4. Receive Truth Table

	$(\overline{OE} = 1, SUS = 0)$		
INP	UTS	OUTI	PUTS
D+	D-	DAT	SE0
0	0	*DAT	1
0	1	**0	0
1	0	**1	0
1	1	X	0

^{*}Last state

External Capacitors

Use three external capacitors for proper operation. Bypass V_L to GND with a 0.1 μ F ceramic capacitor. Bypass V_{TRM} to GND with a 1 μ F (min) ceramic or plastic capacitor. Place all capacitors as close to the device as possible.

UCSP Application Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuit board (PCB) techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to Application Note 1891: *UCSP—A Wafer-Level Chip-Scale Package* available on Maxim's website at www.maxim-ic.com/ucsp.

^{**}D+/D- differential receiver output

X = Undefined

ESD Protection

The MAX13342E/MAX13345E feature ±15kV (HBM) ESD protection on D+ and D-. The ESD structures withstand high ESD in all states: normal operation, suspend, and powered down. For the ±15kV ESD structures to work correctly, a 1µF or greater capacitor must be connected from V_{TRM} to GND. V_{BUS} and D+/D- are characterized for protection to the following limits:

- ±15kV using the Human Body Model
- ±8kV using the IEC 61000-4-2 Contact Discharge Method
- ±8kV using the IEC 61000-4-2 Air-Gap Method

ESD Test Conditions

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

Human Body Model

Figure 11 shows the Human Body Model, and Figure 12 shows the current waveform it generates when discharged into a low impedance. This model consists of

a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a 1.5k Ω resistor.

IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX13342E/ MAX13345E help the user design equipment that meets level 4 of IEC 61000-4-2, without the need for additional ESD-protection components. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is a higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the Human Body Model. Figure 13 shows the IEC 61000-4-2 model. The Air-Gap Discharge Method involves approaching the device with a charged probe. The Contact Discharge Method connects the probe to the device before the probe is energized.




Figure 2. Adding External Resistors to the USB Connector for the MAX13342E

Timing Diagrams/Test Circuits




Figure 3. Rise and Fall Times




Figure 4. Timing of DAT, SE0 to D+ and D-




Figure 5. Enable and Disable Timing, Transmitter




Figure 6. D+/D- to DAT, SE0 Propagation Delays




Figure 7. Receiver Enable and Disable Timing




Figure 8. Load for Transmitter Propagation Delay, Enable Time, Transmitter Rise/Fall Times




Figure 9. Load for Disable Time Measurements




Figure 10. Load for Receiver Propagation Delay and Receiver Rise/Fall Times




Figure 11. Human Body ESD Test Model




Figure 12. Human Body Model Current Waveform






Figure 13. IEC 61000-4-2 ESD Test Model

Typical Application Circuit



Pin Configurations




____Chip Information

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



A 0.70 0.80 D 2.90 3.10 E 2.90 3.10 A1 0.00 0.05 L 0.20 0.40 k 0.25 MIN. A2 0.20 REF.	SYMBOL	MIN.	MAX
E 2.90 3.10 A1 0.00 0.05 L 0.20 0.40 k 0.25 MIN.	Α	0.70	0.80
A1 0.00 0.05 L 0.20 0.40 k 0.25 MIN.	D	2.90	3.10
L 0.20 0.40 k 0.25 MIN.	E	2.90	3.10
k 0.25 MIN.	A1	0.00	0.05
	L	0.20	0.40
A2 0.20 REF.	k	0.25 MIN.	
	A2	0.20	REF.

PACKAGE VARIATIONS							
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
T633-1	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF
T633-2	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF
T833-1	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF
T833-2	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF
T833-3	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF
T1033-1	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF
T1033-2	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF
T1433-1	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF
T1433-2	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF

- NOTES:

 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
 3. WARPAGE SHALL NOT EXCEED 0.10 mm.
 4. PACKAGE SHALL NOT EXCEED 0.10 mm.
 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
 5. DRAWING CONFORMS TO JEDEC MOZE9, EXCEPT DIMENSIONS "D2" AND "E2", AND T1433—1 & T1433—2.
 6. "N" IS THE TOTAL NUMBER OF LEADS.
 7. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.


 AMARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.

DALLAS /VI/JXI/VI PACKAGE OUTLINE, 6,8,10 & 14L H 2/2 21-0137

-DRAWING NOT TO SCALE-

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.