



CEP01N65/CEB01N65 CEF01N65

N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY


FEATURES

Type	V _{DSS}	R _{DS(ON)}	I _D	@V _{GS}
CEP01N65	650V	10.5Ω	1.3A	10V
CEB01N65	650V	10.5Ω	1.3A	10V
CEF01N65	650V	10.5Ω	1.3A ^d	10V


- Super high dense cell design for extremely low R_{DS(ON)}.
- High power and current handing capability.
- Lead free product is acquired.




CEB SERIES
TO-263(DD-PAK)



CEP SERIES
TO-220



CEF SERIES
TO-220F



ABSOLUTE MAXIMUM RATINGS T_C = 25°C unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V _{DS}	650		V
Gate-Source Voltage	V _{GS}	±30		V
Drain Current-Continuous	I _D	1.3	1.3 ^d	A
Drain Current-Pulsed ^a	I _{DM} ^e	5.2	5.2 ^d	A
Maximum Power Dissipation @ T _C = 25°C - Derate above 25°C	P _D	41 0.33	27 0.22	W W/°C
Operating and Store Temperature Range	T _J , T _{stg}	-55 to 150		°C

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R _{θJC}	3	4.5	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	62.5	65	°C/W

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 1. 2007.March
<http://www.cetsemi.com>



CEP01N65/CEB01N65 □

CEF01N65

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$			25	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$			10	uA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$			-10	uA
On Characteristics^b						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2.5		4.5	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 0.6\text{A}$		8.5	10.5	Ω
Dynamic Characteristics^c						
Forward Transconductance	g_{FS}	$V_{\text{DS}} = 10\text{V}, I_D = 0.6\text{A}$		0.8		S
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		205		pF
Output Capacitance	C_{oss}			45		pF
Reverse Transfer Capacitance	C_{rss}			20		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 300\text{V}, I_D = 1.3\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.7\Omega$		14.3	28.6	ns
Turn-On Rise Time	t_r			14.6	29.2	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			22.9	45.8	ns
Turn-Off Fall Time	t_f			16.6	33.2	ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 1.3\text{A}, V_{\text{GS}} = 10\text{V}$		5.7	7.5	nC
Gate-Source Charge	Q_{gs}			1.9		nC
Gate-Drain Charge	Q_{gd}			2.4		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S^f				1.3	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 0.6\text{A}^g$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$. Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_S(\text{max}) = 1\text{A}$.
- g.Full package V_{SD} test condition $I_S = 1\text{A}$.

CEP

CEP01N65/CEB01N65 □

CEF01N65




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP

CEP01N65/CEB01N65 □

CEF01N65

4




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve