


TCV7101F

Buck DC-DC Converter IC

The TCV7101F is a single-chip buck DC-DC converter IC. The TCV7101F contains high-speed and low-on-resistance power MOSFETs to achieve synchronous rectification using an external low-side MOSFET, or rectification using an external diode, allowing for high efficiency.


Features

- Enables up to 3.8 A of load current (I_{OUT}) with a minimum of external components.
- High efficiency: $\eta = 95\%$ (typ.)
 (@ $V_{IN} = 5\text{ V}$, $V_{OUT} = 3.3\text{ V}$, $I_{OUT} = 1.5\text{ A}$)
 (when using the TPC6008-H as a low-side MOSFET)
- Operating voltage range: $V_{IN} = 2.7\text{ V}$ to 5.5 V
- Low ON-resistance: $R_{DS(ON)} = 0.08\ \Omega$ (high-side) typical (@ $V_{IN} = 5\text{ V}$, $T_j = 25^\circ\text{C}$)
- Oscillation frequency: $f_{OSC} = 600\text{ kHz}$ (typ.)
- Feedback voltage: $V_{FB} = 0.8\text{ V} \pm 1\%$ (@ $T_j = 25^\circ\text{C}$)
- Incorporates an N-channel MOSFET driver for synchronous rectification
- Uses internal phase compensation to achieve high efficiency with a minimum of external components.
- Allows the use of a small surface-mount ceramic capacitor as an output filter capacitor.
- Housed in a small surface-mount package (SOP Advance) with a low thermal resistance.
- Soft-start time adjustable by an external capacitor




Weight: 0.068 g (typ.)

Part Marking




The dot (•) on the top surface indicates pin 1.

Pin Assignment



*: The lot number consists of three digits. The first digit represents the last digit of the year of manufacture, and the following two digits indicates the week of manufacture between 01 and either 52 or 53.




This product has a MOS structure and is sensitive to electrostatic discharge. Handle with care.

The product(s) in this document (“Product”) contain functions intended to protect the Product from temporary small overloads such as minor short-term overcurrent, or overheating. The protective functions do not necessarily protect Product under all circumstances. When incorporating Product into your system, please design the system (1) to avoid such overloads upon the Product, and (2) to shut down or otherwise relieve the Product of such overload conditions immediately upon occurrence. For details, please refer to the notes appearing below in this document and other documents referenced in this document.

Ordering Information

Part Number	Shipping
TCV7101F (TE12L, Q)	Embossed tape (3000 units per reel)

Block Diagram



Pin Description

Pin No.	Symbol	Description
1	V _{IN1}	Input pin for the output section This pin is placed in the standby state if V _{EN} = low. Standby current is 10 μA or less.
2	V _{IN2}	Input pin for the control section This pin is placed in the standby state if V _{EN} = low. Standby current is 10 μA or less.
3	SS	Soft-start pin When the SS input is left open, the soft-start time is 1 ms (typ.). The soft-start time can be adjusted with an external capacitor. The external capacitor is charged from a 8 μA (typ.) constant-current source, and the reference voltage of the error amplifier is regulated between 0 V and 0.8 V. The external capacitor is discharged when EN = low and in case of undervoltage lockout or thermal shutdown.
4	GND	Ground pin
5	V _{FB}	Feedback pin This input is fed into an internal error amplifier with a reference voltage of 0.8 V (typ.).
6	EN	Enable pin When EN ≥ 1.5 V (@ V _{IN} = 5 V), the internal circuitry is allowed to operate and thus enable the switching operation of the output section. When EN ≤ 0.5 V (@ V _{IN} = 5 V), the internal circuitry is disabled, putting the TCV7101F in Standby mode. This pin has an internal pull-down resistor of approx. 500 kΩ.
7	LSG	Gate drive pin for the low-side switch
8	L _X	Switch pin This pin is connected to high-side P-channel MOSFET.

Absolute Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Input pin voltage for the output section	V _{IN1}	-0.3 to 6	V
Input pin voltage for the control section	V _{IN2}	-0.3 to 6	V
Soft-start pin voltage	V _{SS}	-0.3 to 6	V
Feedback pin voltage	V _{FB}	-0.3 to 6	V
Enable pin voltage	V _{EN}	-0.3 to 6	V
V _{EN} - V _{IN2} voltage difference	V _{EN} -V _{IN2}	V _{EN} - V _{IN2} < 0.3	V
LSG pin voltage	V _{LSG}	-0.3 to 6	V
Switch pin voltage (Note 1)	V _{LX}	-0.3 to 6	V
Switch pin current	I _{LX}	-4.6	A
Power dissipation (Note 2)	P _D	2.2	W
Operating junction temperature	T _{jopr}	-40 to 125	°C
Junction temperature (Note 3)	T _j	150	°C
Storage temperature	T _{stg}	-55 to 150	°C

Note: Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc)


Note 1: The switch pin voltage (V_{LX}) doesn't include the peak voltage generated by TCV7101F's switching. A negative voltage generated in dead time is permitted among the switch pin current (I_{LX}).

Thermal Resistance Characteristics

Characteristics	Symbol	Max	Unit
Thermal resistance, junction to ambient	R _{th(j-a)}	44.6 (Note 2)	°C/W
Thermal resistance, junction to case (Tc=25°C)	R _{th(j-c)}	4.17	°C/W

Note 2:

Glass epoxy board



FR-4
25.4 × 25.4 × 0.8
(Unit: mm)

Single-pulse measurement: pulse width t=10(s)

Note 3: The TCV7101F may enter into thermal shutdown at the rated maximum junction temperature. Thermal design is required to ensure that the rated maximum operating junction temperature, T_{jopr}, will not be exceeded.

Electrical Characteristics ($T_j = 25^\circ\text{C}$, $V_{IN1} = V_{IN2} = 2.7$ to 5.5 V, unless otherwise specified)

Characteristics		Symbol	Test Condition	Min	Typ.	Max	Unit
Operating input voltage		V_{IN} (OPR)	—	2.7	—	5.5	V
Operating current		I_{IN}	$V_{IN1} = V_{IN2} = V_{EN} = V_{FB} = 5$ V	—	450	600	μA
Output voltage range		V_{OUT} (OPR)	$V_{EN} = V_{IN1} = V_{IN2}$	0.8	—	—	V
Standby current		I_{IN} (STBY) 1	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 0$ V, $V_{FB} = 0.8$ V	—	—	10	μA
		I_{IN} (STBY) 2	$V_{IN1} = V_{IN2} = 3.3$ V, $V_{EN} = 0$ V, $V_{FB} = 0.8$ V	—	—	10	
High-side switch leakage current		I_{LEAK} (H)	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 0$ V, $V_{FB} = 0.8$ V, $V_{LX} = 0$ V	—	—	10	μA
EN threshold voltage		V_{IH} (EN) 1	$V_{IN1} = V_{IN2} = 5$ V	1.5	—	—	V
		V_{IH} (EN) 2	$V_{IN1} = V_{IN2} = 3.3$ V	1.5	—	—	
		V_{IL} (EN) 1	$V_{IN1} = V_{IN2} = 5$ V	—	—	0.5	
		V_{IL} (EN) 2	$V_{IN1} = V_{IN2} = 3.3$ V	—	—	0.5	
EN input current		I_{IH} (EN) 1	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 5$ V	6	—	13	μA
		I_{IH} (EN) 2	$V_{IN1} = V_{IN2} = 3.3$ V, $V_{EN} = 3.3$ V	4	—	9	
V_{FB} input voltage		V_{FB1}	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 5$ V $T_j = 0$ to 85°C	0.792	0.8	0.808	V
		V_{FB2}	$V_{IN1} = V_{IN2} = 3.3$ V, $V_{EN} = 3.3$ V $T_j = 0$ to 85°C	0.792	0.8	0.808	
V_{FB} input current		I_{FB}	$V_{IN1} = V_{IN2} = 2.7$ to 5.5 V $V_{FB} = V_{IN2}$	-1	—	1	μA
High-side switch on-state resistance		R_{DS} (ON) (H) 1	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 5$ V $I_{LX} = -1.5$ A	—	0.08	—	Ω
		R_{DS} (ON) (H) 2	$V_{IN1} = V_{IN2} = 3.3$ V, $V_{EN} = 3.3$ V $I_{LX} = -1.5$ A	—	0.1	—	
On-state resistance of high-side transistor connected to the LSG pin		R_{LSG} (ON) (H)	$V_{IN1} = V_{IN2} = 5$ V	—	0.8	—	Ω
On-state resistance of low-side transistor connected to the LSG pin		R_{LSG} (ON) (L)	$V_{IN1} = V_{IN2} = 5$ V	—	0.4	—	Ω
Oscillation frequency		f_{OSC}	$V_{IN1} = V_{IN2} = V_{EN} = 5$ V	480	600	720	kHz
Internal soft-start time		t_{SS}	$V_{IN1} = V_{IN2} = 5$ V, $I_{OUT} = 0$ A, Measured between 0% and 90% points at V_{OUT} .	0.5	1	1.5	ms
External soft-start charge current		I_{SS}	$V_{IN1} = V_{IN2} = 5$ V, $V_{EN} = 5$ V	-5	-8	-11	μA
High-side switch duty cycle		D_{max}	$V_{IN1} = V_{IN2} = 2.7$ to 5.5 V	—	—	100	%
Thermal shutdown (TSD)	Detection temperature	T_{SD}	$V_{IN1} = V_{IN2} = 5$ V	—	150	—	$^\circ\text{C}$
	Hysteresis	ΔT_{SD}	$V_{IN1} = V_{IN2} = 5$ V	—	15	—	
Undervoltage lockout (UVLO)	Detection voltage	V_{UV}	$V_{EN} = V_{IN1} = V_{IN2}$	2.35	2.45	2.6	V
	Recovery voltage	V_{UVR}	$V_{EN} = V_{IN1} = V_{IN2}$	2.45	2.55	2.7	
	Hysteresis	ΔV_{UV}	$V_{EN} = V_{IN1} = V_{IN2}$	—	0.1	—	
I_{LX} current limit		I_{LIM}	$V_{IN1} = V_{IN2} = 5$ V, $V_{OUT} = 2$ V	4.4	6.2	—	A


Note on Electrical Characteristics

The test condition $T_j = 25^\circ\text{C}$ means a state where any drifts in electrical characteristics incurred by an increase in the chip's junction temperature can be ignored during pulse testing.

Application Circuit Examples

Figure 1 shows a typical application circuit using a low-ESR electrolytic or ceramic capacitor for C_{OUT}.

When Using the TCV7101F with an External Low-Side MOSFET:



When Using the TCV7101F with an External Schottky Barrier Diode:




Figure 1 TCV7101F Typical Application Circuit Examples

Component values (reference value@ V_{IN} = 5 V, V_{OUT} = 3.3 V, T_a = 25°C)

Q1: Low-side FET

(N-channel MOSFET: TPC6008-H or TPC6012 (T5LS,F) manufactured by Toshiba Corporation)

D_i: Low-side Schottky barrier diode (Schottky barrier diode: CMS05 manufactured by Toshiba Corporation)

C_{IN}: Input filter capacitor = 10 μF

(ceramic capacitor: GRM21BB30J106K manufactured by Murata Manufacturing Co., Ltd.)

C_{OUT}: Output filter capacitor = 47 μF

(ceramic capacitor: GRM31CB30J476M manufactured by Murata Manufacturing Co., Ltd.)

C_C: Decoupling capacitor = 1 μF

(ceramic capacitor: GRM155B30J105K manufactured by Murata Manufacturing Co., Ltd.)

R_{FB1}: Output voltage setting resistor = 7.5 kΩ

R_{FB2}: Output voltage setting resistor = 2.4 kΩ

R_S: Snubber resistor = 10 Ω

C_S: Snubber capacitor = 220 pF

(ceramic capacitor: GRM1552C1H221J manufactured by Murata Manufacturing Co., Ltd.)

L: Inductor = 2.2 μH (RLF7030T-2R2M5R4 manufactured by TDK-EPC Corporation)

C_{SS} is a capacitor for adjusting the soft-start time.

Examples of Component Values (For Reference Only)

Output Voltage Setting V _{OUT}	Inductance L	Input Capacitance C _{IN}	Output Capacitance C _{OUT}	Feedback Resistor R _{F_{B1}}	Feedback Resistor R _{F_{B2}}
1.2 V	2.2 μH	10 μF	100 μF	7.5 kΩ	15 kΩ
1.51 V	2.2 μH	10 μF	100 μF	16 kΩ	18 kΩ
1.8 V	2.2 μH	10 μF	100 μF	15 kΩ	12 kΩ
2.5 V	2.2 μH	10 μF	47 μF	5.1 kΩ	2.4 kΩ
3.3 V	2.2 μH	10 μF	47 μF	7.5 kΩ	2.4 kΩ

Component values need to be adjusted, depending on the TCV7101F's I/O conditions and the board layout.

Application Notes

Inductor Selection

The inductance required for inductor L can be calculated as follows:

$$L = \frac{V_{IN} - V_{OUT}}{f_{osc} \cdot \Delta I_L} \cdot \frac{V_{OUT}}{V_{IN}} \dots\dots\dots(1)$$

V_{IN}: Input voltage (V)
 V_{OUT}: Output voltage (V)
 f_{osc}: Oscillation frequency = 600 kHz (typ.)
 ΔI_L: Inductor ripple current (A)

*: Generally, ΔI_L should be set to approximately 30% of the maximum output current. Since the maximum output current of the TCV7101F is 3.8 A, ΔI_L should be 1.14 A or so. The inductor should have a current rating greater than the peak output current of 4.4 A. If the inductor current rating is exceeded, the inductor becomes saturated, leading to an unstable DC-DC converter operation.

When V_{IN} = 5 V and V_{OUT} = 3.3 V, the required inductance can be calculated as follows. Be sure to select an appropriate inductor, taking the input voltage range into account.

$$\begin{aligned}
 L &= \frac{V_{IN} - V_{OUT}}{f_{osc} \cdot \Delta I_L} \cdot \frac{V_{OUT}}{V_{IN}} \\
 &= \frac{5 \text{ V} - 3.3 \text{ V}}{600\text{kHz} \cdot 1.14\text{A}} \cdot \frac{3.3 \text{ V}}{5 \text{ V}} \\
 &= 1.64 \mu\text{H} \dots\dots\dots(2)
 \end{aligned}$$




Figure 2 Inductor Current Waveform

Setting the Output Voltage

A resistive voltage divider is connected as shown in Figure 3 to set the output voltage; it is given by Equation 3 based on the reference voltage of the error amplifier (0.8 V typ.), which is connected to the Feedback pin, V_{FB}. R_{F_{B1}} should be up to 30 kΩ or so, because an extremely large-value R_{F_{B1}} incurs a delay due to parasitic capacitance at the V_{FB} pin. It is recommended that resistors with a precision of ±1% or higher be used for R_{F_{B1}} and R_{F_{B2}}.

$$\begin{aligned}
 V_{OUT} &= V_{FB} \cdot \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) \\
 &= 0.8 \text{ V} \cdot \left(1 + \frac{R_{FB1}}{R_{FB2}} \right) \dots\dots\dots(3)
 \end{aligned}$$




Figure 3 Output Voltage Setting Resistors

Output Filter Capacitor Selection

Use a low-ESR electrolytic or ceramic capacitor as the output filter capacitor. Since a capacitor is generally sensitive to temperature, choose one with excellent temperature characteristics. As a rule of thumb, its capacitance should be 47 μF or greater for applications where $V_{\text{OUT}} \geq 2\text{ V}$, and 100 μF or greater for applications where $V_{\text{OUT}} < 2\text{ V}$. The capacitance should be set to an optimal value that meets the system’s ripple voltage requirement and transient load response characteristics. The phase margin tends to decrease as the output voltage is getting low. Enlarge a capacitance for output flatness when phase margin is insufficient, or the transient load response characteristics cannot be satisfied. Since the ceramic capacitor has a very low ESR value, it helps reduce the output ripple voltage; however, because the ceramic capacitor provides less phase margin, it should be thoroughly evaluated.

Output filter capacitors with a smaller value mentioned above can be used by adding a phase compensation circuit to the V_{FB} pin. For example, suppose using three 10 μF ceramic capacitors as output filter capacitors; then the phase compensation circuit should be programmed as follows:

$$C_{P1} (\mu\text{F}) = 2 / R_{\text{FB1}} (\Omega) \dots\dots\dots (4)$$

$$C_{P2} (\mu\text{F}) = C_{P1} (\mu\text{F}) \times 10 \dots\dots\dots (5)$$

$$R_{\text{FB2}} // R_{\text{P}} = R_{\text{FB1}} / 2 \dots\dots\dots (6)$$

- * Set the upper cut-off frequency of C_{P1} and R_{FB1} to approx. 60 kHz ($f_{\text{osc}}/10$). $\dots\dots\dots (4)$
- * Choose the value of C_{P2} to produce zero-frequency at 1/10th the upper cut-off frequency. $\dots\dots\dots (5)$
- * If R_{FB2} is less than half of R_{FB1} , R_{P} and C_{P2} are not necessary. $\dots\dots\dots (6)$
(Only C_{P1} allows programming of V_{OUT} above 1.8 V.)




Figure 4 Phase Compensation Circuit

Examples of Component Values in the Phase Compensation Circuit (For Reference Only)

The following values need tuning, depending on the TCV7101F’s I/O conditions and the board layout.

V_{OUT}	C_{OUT}	R_{FB1}	R_{FB2}	R_{P}	C_{P1}	C_{P2}
1.2 V	10 $\mu\text{F} \times 3$	7.5 k Ω	15 k Ω	4.7 k Ω	330 pF	3300 pF
1.51 V	10 $\mu\text{F} \times 3$	16 k Ω	18 k Ω	15 k Ω	150 pF	1500 pF
1.8 V	10 $\mu\text{F} \times 3$	15 k Ω	12 k Ω	—	220 pF	—
2.5 V	10 $\mu\text{F} \times 3$	5.1 k Ω	2.4 k Ω	—	470 pF	—
3.3 V	10 $\mu\text{F} \times 3$	7.5 k Ω	2.4 k Ω	—	330 pF	—

The phase compensation circuit shown above delivers good transient load response characteristics with small-value output filter capacitors by programming f_0 (the frequency at which the open-loop gain is equal to 0 dB) to a high frequency. For output filter capacitors, use low-ESR ceramic capacitors with excellent temperature characteristics (such as the JIS B characteristic). Although the external phase compensation circuit improves noise immunity, they should be thoroughly evaluated to ensure that the system’s ripple voltage requirement and transient load response characteristics are met.

Rectifier Selection

A low-side switch or Schottky barrier diode should be externally connected to the TCV7101F.

It is recommended that an N-channel MOSFET TPC6008-H, TPC6012 (T5LS,F) or equivalent be on as a low-side switch. (Please input by 4.5V or more and use the voltage of the drive at the gate when it uses TPC6008-H.) And N-channel MOSFET of a different type can also be used. However, if the switching speed of the external MOSFET is low, a shoot-through current may flow due to the simultaneous conduction of high-side and low-side switches, leading to device failure. Thus, observe the waveform at the LX pin while operating the TCV7101F with a current close to the rated value to make sure that there is a dead time (the period between the time when the low-side switch is turned off and the high-side switch is turned on) of more than 10 ns. Thorough evaluation is required to ensure that the TCV7101F provides an appropriate dead time even when in the end-product environment.

As for the Schottky barrier diode, the CMS05 is recommended to be used. Using a Schottky barrier diode tends to lead to a large voltage overshoot on the LX pin. Thus, a series RC filter consisting of a resistor of $R_S = 10 \Omega$ and a capacitor of $C_S = 220 \text{ pF}$ should be connected in parallel with the Schottky barrier diode. Power loss of a Schottky barrier diode tends to increase due to an increased reverse current caused by the rise in ambient temperature and self-heating due to a supplied current. The rated current should therefore be derated to allow for such conditions in selecting an appropriate diode.

Soft-Start Feature

The TCV7101F has a soft-start feature.

If the SS pin is left open, the soft-start time, t_{SS} , for V_{OUT} defaults to 1 ms (typ.) internally.

The soft-start time can be extended by adding an external capacitor (C_{SS}) between the SS and GND pins. The soft-start time can be calculated as follows:

$$t_{SS2} = 0.1 \cdot C_{SS} \dots\dots\dots(7)$$

t_{SS2} : Soft-start time (in seconds) when an external capacitor is connected between SS and GND.
 C_{SS} : Capacitor value (μF)

The soft-start feature is activated when the TCV7101F exits the undervoltage lockout (UVLO) state after power-up and when the voltage at the EN pin has changed from logic low to logic high.

Overcurrent Protection (OCP)

The TCV7101F has maximum current limiting. The TCV7101F limits the ON time of high side switching transistor and decreases output voltage when the peak value of the LX terminal current exceeds switching terminal peak current limitation $I_{LIM}=6.2\text{A}(\text{typ.})$.

Undervoltage Lockout (UVLO)

The TCV7101F has undervoltage lockout (UVLO) protection circuitry. The TCV7101F does not provide output voltage (V_{OUT}) until the input voltage (V_{IN2}) has reached V_{UVR} (2.55 V typ.). UVLO has hysteresis of 0.1 V (typ.). After the switch turns on, if V_{IN2} drops below V_{UV} (2.45 V typ.), UVLO shuts off the switch at V_{OUT} .




Figure 5 Undervoltage Lockout Operation

Thermal Shutdown (TSD)

The TCV7101F provides thermal shutdown. When the junction temperature continues to rise and reaches TSD (150°C typ.), the TCV7101F goes into thermal shutdown and shuts off the power supply. TSD has a hysteresis of about 15°C (typ.). The device is enabled again when the junction temperature has dropped by approximately 15°C from the TSD trip point. The device resumes the power supply when the soft-start circuit is activated upon recovery from TSD state.

Thermal shutdown is intended to protect the device against abnormal system conditions. It should be ensured that the TSD circuit will not be activated during normal operation of the system.
















Figure 6 Thermal Shutdown Operation






Usage Precautions






- The input voltage, output voltage, output current and temperature conditions should be considered when selecting capacitors, inductors and resistors. These components should be evaluated on an actual system prototype for best selection.
- Parts of this product in the surrounding are examples of the representative, and the supply might become impossible. Please confirm latest information when using it.
- External components such as capacitors, inductors and resistors should be placed as close to the TCV7101F as possible.
- The TCV7101F has an ESD diode between the EN and V_{IN2} pins. The voltage between these pins should satisfy $V_{EN} - V_{IN2} < 0.3$ V.
- Add a decoupling capacitor (C_C) of 0.1 μ F to 1 μ F between the GND and V_{IN2} pins. To achieve stable operation, also insert a resistor of about 100 Ω between the V_{IN2} and V_{IN1} pins to reduce the ripple voltage at the V_{IN2} pin.
- The minimum programmable output voltage is 0.8 V (typ.). If the difference between the input and output voltages is small, the output voltage might not be regulated accurately and fluctuate significantly.
- GND pin is connected with the back of IC chip and serves as the heat radiation pin. Secure the area of a GND pattern as large as possible for greater of heat radiation.
- The overcurrent protection circuits in the Product are designed to temporarily protect Product from minor overcurrent of brief duration. When the overcurrent protective function in the Product activates, immediately cease application of overcurrent to Product. Improper usage of Product, such as application of current to Product exceeding the absolute maximum ratings, could cause the overcurrent protection circuit not to operate properly and/or damage Product permanently even before the protection circuit starts to operate.
- The thermal shutdown circuits in the Product are designed to temporarily protect Product from minor overheating of brief duration. When the overheating protective function in the Product activates, immediately correct the overheating situation. Improper usage of Product, such as the application of heat to Product exceeding the absolute maximum ratings, could cause the overheating protection circuit not to operate properly and/or damage Product permanently even before the protection circuit starts to operate.







Typical Performance Characteristics




















Startup Characteristics
(Internal Soft-Start Time)




Startup Characteristics
($C_{SS} = 0.1\ \mu\text{F}$)




Load Response Characteristics




Load Response Characteristics



Load Response Characteristics



Load Response Characteristics
(with an External Phase Compensation Circuit)



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.