

INTERNATIONAL RECTIFIER



HIGH VOLTAGE MOS GATE DRIVER

IR2110

General Description

The IR2110 is a high voltage, high speed MOS-gated power device driver with independent high side and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. Logic inputs are compatible with standard CMOS outputs or with LSTTL outputs using pull-up resistors. Output drivers use low impedance totem-pole arrangement designed for low cross-conduction current spike. Propagation delays for the two channels are matched to simplify use in high frequency application. The floating channel can be used to drive a N-channel power MOSFET or IGBT in the high side configuration that operates off high voltage rail up to 500 volts.


Applications

- High frequency switch-mode power supply
- DC and AC motor drives
- Electronic lamp ballast
- Battery charger
- Induction heating and welding
- Switching amplifier


Features

- Floating supply designed for bootstrap operation
 - Operating offset range from -4 to +500V
 - dv/dt immunity rated at $\pm 50\text{V/ns}$
 - Quiescent power dissipation of 1.6mW at 15V
- Wide output operating gate drive supply range from 10 to 20V
- Separate logic supply to interface with logic signal
 - Operating supply range from 5 to 20V
 - Logic and power ground operating offset range from -5 to +5V
- CMOS Schmitt-triggered inputs with hysteresis and pull-down
- Cycle by cycle edge-triggered shutdown logic
- Undervoltage lockout with hysteresis for both channels
- Output totem-pole driver designed to drive MOS-gated power devices
 - Peak current capability at 2A minimum
 - Switching time of 25ns typical into 1000pf load
- Matched propagation delay time for both channels
 - Typical 120ns turn-on delay and 94ns turn-off delay
 - Maximum rated matching differential of $\pm 10\text{ns}$
- Latch immune CMOS. Withstand >2A reverse current at I/O pins

Typical Connection



Pinout Assignment



For mechanical specifications see back page

Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The Thermal Resistance and Power Dissipation ratings are measured under board mounted and still air conditions.

Symbol	Parameter	Min	Max	Units
V _B	High Side Floating Supply Absolute Voltage	-0.5	V _S +20	V
V _S	High Side Floating Supply Offset Voltage	—	500	
V _{HO}	High Side Output Voltage	V _S -0.5	V _B +0.5	
V _{CC}	Low Side Fixed Supply Voltage	-0.5	20	
V _{LO}	Low Side Output Voltage	-0.5	V _{CC} +0.5	
V _{DD}	Logic Supply Voltage	-0.5	V _{SS} +20	
V _{SS}	Logic Supply Offset Voltage	V _{CC} -20	V _{CC} +0.5	
V _{IN}	Logic Input Voltage (HIN, LIN & SD)	V _{SS} -0.5	V _{DD} +0.5	
dV _S /dt	Allowable Offset Supply Voltage Transient (Fig. 16)	—	50	V/ns
P _D	Package Power Dissipation @ T _A <= 25°C (Fig. 19)	—	1.6	W
R _{thJA}	Thermal Resistance, Junction to Ambient	—	75	°C/W
T _j	Junction Temperature	-55	150	°C
T _S	Storage Temperature	-55	150	
T _L	Lead Temperature (Soldering, 10 seconds)	—	300	

Recommended Operating Conditions

The Input/Output Logic Timing diagram is shown in Fig. 1. For proper operation the device should be used within the recommended conditions.

The V_S and V_{SS} offset ratings are tested with all supplies biased at 15V differential. Typical ratings at other bias conditions are shown in Fig. 2 and 3.

Symbol	Parameter	Min	Max	Units
V _B	High Side Floating Supply Absolute Voltage	V _S +10	V _S +20	V
V _S	High Side Floating Supply Offset Voltage	-4	500	
V _{HO}	High Side Output Voltage	V _S	V _B	
V _{CC}	Low Side Fixed Supply Voltage	10	20	
V _{LO}	Low Side Output Voltage	0	V _{CC}	
V _{DD}	Logic Supply Voltage	V _{SS} +5	V _{SS} +20	
V _{SS}	Logic Supply Offset Voltage	-5	5	
V _{IN}	Logic Input Voltage (HIN, LIN & SD)	V _{SS}	V _{DD}	

Dynamic Electrical Characteristics

V_{BIAS} (V_{CC}, V_B, V_{DD}) = 15V and V_{SS} = COM unless otherwise specified.

The dynamic electrical characteristics are measured using the test circuit as shown in Fig. 11.

Symbol	Parameter	T _j = 25°C			T _j = -55 to 150°C		Units	Test Conditions	Reference
		Min	Typ	Max	Min	Max			
t _{on}	Turn-On Propagation Delay	—	120	150	—	260	ns	V _S = 0V	Fig. 12
t _{off}	Turn-Off Propagation Delay	—	94	125	—	220		V _S = 500V	
t _{sd}	Shutdown Propagation Delay	—	110	140	—	235		V _S = 500V	
t _r	Turn-On Rise Time	—	25	35	—	50	ns	C _L = 1000pf	Fig. 13
t _f	Turn-Off Fall Time	—	17	25	—	40		C _L = 1000pf	
Mt _{on}	Delay Matching, HS and LS Turn-On	—	—	10	—	—	ns	Ht _{on} -Lt _{on}	Fig. 14
Mt _{off}	Delay Matching, HS and LS Turn-Off	—	—	10	—	—		Ht _{off} -Lt _{off}	
DHt _{on}	Deadtime, LS Turn-Off to HS Turn-On	16	26	36	—	—	ns	(Ht _{on} -Lt _{off})	Fig. 15
DLt _{on}	Deadtime, HS Turn-Off to LS Turn-On	16	26	36	—	—		(Lt _{on} -Ht _{off})	


Static Electrical Characteristics

VBIAS (VCC, VBS, VDD) = 15V unless otherwise specified.

The VIN, VTH and IIN parameters are referenced to VSS and are applicable to all three logic Input Pins: HIN, LIN and SD. The VO and IO parameters are referenced to COM or VS and are applicable to the respective Output Pins: HO or LO.

Symbol	Parameter	Tj = 25°C			Tj = -55 to 150°C		Units	Test Conditions	Reference
		Min	Typ	Max	Min	Max			
VIH	Logic "1" Input Voltage	3.1	—	—	3.3	—	V	VDD = 5V	Fig. 4
		6.4	—	—	6.8	—		VDD = 10V	
		9.5	—	—	10	—		VDD = 15V	
		12.6	—	—	13.3	—		VDD = 20V	
VIL	Logic "0" Input Voltage	—	—	1.8	—	1.7	W	VDD = 5V	
		—	—	3.8	—	3.6		VDD = 10V	
		—	—	6	—	5.7		VDD = 15V	
		—	—	8.3	—	7.9		VDD = 20V	
VOH	High Level Output Voltage, VBIAS-VO	—	0.7	1.2	—	1.5	V	VIN = VIH, IO = 0A	Fig. 10
VOL	Low Level Output Voltage, VO	—	—	0.1	—	0.1	V	VIN = VIL, IO = 0A	
ILK	Offset Supply Leakage Current	—	—	50	—	250	µA	VB = VS = 500V	Fig. 5
IQBS	Quiescent VBS Supply Current	—	125	230	—	500		VIN = VIH or VIL	Fig. 6
IQCC	Quiescent VCC Supply Current	—	180	340	—	600		VIN = VIH or VIL	Fig. 7
IQDD	Quiescent VDD Supply Current	—	5	30	—	60		VIN = VIH or VIL	
IIN+	Logic "1" Input Bias Current	—	15	30	—	70		VIN = 15V	Fig. 8
IIN-	Logic "0" Input Bias Current	—	—	1	—	10		VIN = 0V	
VBSUV+	VBS Supply Undervoltage Positive Going Threshold	7.7	8.7	9.7	—	—	V		Fig. 9
VBSUV-	VBS Supply Undervoltage Negative Going Threshold	7.3	8.3	9.3	—	—			
VCCUV+	VCC Supply Undervoltage Positive Going Threshold	7.6	8.6	9.6	—	—			
VCCUV-	VCC Supply Undervoltage Negative Going Threshold	7.2	8.2	9.2	—	—			
IO+	Output High Short Circuit Pulsed Current	2	—	—	—	—	A	VOUT = 0V, VIN = 15V, PW <= 10 µs	
IO-	Output Low Short Circuit Pulsed Current	2	—	—	—	—		VOUT = 15V, VIN = 0V, PW <= 10 µs	

Functional Block Diagram



IR2110

Typical Performance Characteristics




Fig. 1 — Input/Output Timing Diagram




Fig. 2 — Maximum V_S Negative Offset vs. V_{BS} Supply Voltage




Fig. 3 — Maximum V_{SS} Positive Offset Voltage vs. V_{CC} Supply Voltage




Fig. 4 — Input Logic Threshold vs. V_{DD} Supply Voltage




Fig. 5 — Offset Supply Leakage Current vs. Temperature




Fig. 6 — Quiescent V_{BS} Supply Current vs. Temperature

L1

Typical Performance Characteristics




Fig. 7 — Quiescent V_{CC} Supply Current vs. Temperature




Fig. 8 — Logic "1" Input Bias Current vs. Temperature




Fig. 9 — Undervoltage Lockout vs. Temperature




Fig. 10 — Output Device On Resistance vs. Supply Voltage




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveform Definition

Typical Performance Characteristics




Fig. 12a — Delay Time vs. Supply Voltage




Fig. 12b — Delay Time vs. Temperature




Fig. 12c — High Side Delay Time vs. V_S Offset Voltage




Fig. 13a — Rise and Fall Time vs. Supply Voltage




Fig. 13b — Rise and Fall Time vs. Temperature






Fig. 13c — Rise Time/Fall Time vs. Load Capacitance

Typical Performance Characteristics



TYPICAL MtOn = MtOff = 0 ns

Fig. 14 — Delay Matching Waveform Definitions



TYPICAL DHtOn = DLtOn = 26 ns

Fig. 15 — Deadtime Waveform Definitions




Fig. 16 — Floating Supply Voltage Transient Test Circuit





Fig. 17a — High Voltage Power Dissipation vs. Switching Frequency



$$HVPD = (HV \cdot I_{HV})/2$$

OR PD PER LEVEL SHIFT EVENT

Fig. 17b — High Voltage Power Dissipation Test Circuit

Typical Performance Characteristics




Fig. 18a — Low Voltage Power Dissipation vs. Switching Frequency




Fig. 18b. — Low Voltage Power Dissipation Test Circuit




Fig. 19 — Maximum Power Dissipation vs. Ambient Temperature

HEXFET SIZE	TYPICAL t_r	TYPICAL t_f
2	25 ns	17 ns
3	38 ns	23 ns
4	53 ns	34 ns
5	78 ns	54 ns
6	116 ns	74 ns

Fig. 20 — HEXFET Die Size vs Switching Time ($V_{BIAS} = 15V$)

HEXFET TYPE	HV = 100V	200V	300V	400V
820	2000	1200	700	350
830	1600	1100	640	330
840	1100	820	540	300
P450	640	540	400	250
P460	490	460	340	230

$T_A = 25^\circ C$ AND
 $V_{BIAS} = 15V$

Fig. 21 — Maximum Switching Frequency, f_{max} (kHz)

(f_{max} = switching frequency at which $T_j = T_{jmax}$ and is derived from calculation using typical electrical and thermal ratings. For operation at higher T_A , f_{max} should be derated accordingly.)



Functional Description

The IR2110 is a monolithic high voltage, high speed two channel power MOSFET or IGBT driver. Refer to the section on Functional Block Diagram for the internal partitioning of the various circuit blocks. The driver translates logic input signals into corresponding "in-phase" low impedance outputs. The low side channel output (LO) is referenced to a fixed rail (V_{CC}) and the high side channel output (HO) is referenced to a floating rail (V_{BS}) with offset capability up to 500V.

The logic circuit provides the control pulses for the two output channels corresponding to the logic inputs as indicated by the Input/Output Timing Diagram in Fig. 1. The HO and LO outputs are in phase with the HIN and LIN logic inputs. The two outputs will turn off when the SD input switches high and the outputs will remain off even after the SD input returns to low until the next rising edge of the respective inputs. In the case when V_{CC} is below the undervoltage trip point the UV detect circuit will send a shutdown signal to disable both channels. Also a separate UV detect block is used to disable the high side channel when V_{BS} is below its own undervoltage trip point. The logic inputs use Schmitt trigger circuits with a hysteretic band of $0.1 \cdot V_{DD}$ to provide high noise immunity and can accept inputs with slow rise time. The logic circuit is referenced to its own logic supply to allow the use of a lower supply voltage than the output operating supply voltage. A high noise immunity V_{DD}/V_{CC} level-shifting circuit is used to translate logic signal to the output drivers. With a $\pm 5V$ rated offset capability between the logic ground (V_{SS}) and power ground (COM), the logic circuit is unaffected by the noise coupling generated by the switching action of the output drivers.

Propagation delay for the two channels are matched using the low side delay circuit to simplify the timing requirements of the control pulses. The turn-on delay is matched at 120ns for the low side channel (Lt_{ON}) and the high side channel (Ht_{ON}) with V_S at 0V since the high side turn-on command is usually executed when V_S is at or near 0V. The turn-off delay is matched at 94ns for the low side channel (Lt_{OFF}) and the high side channel (Ht_{OFF}) with V_S at 500V since the high side turn-off command is usually executed after the high side power MOSFET is "on" and V_S is at or near the high voltage rail.

Both channels use identical low cross-conduction totem pole output connected transistors. The output driver consists of two N-channel MOSFETs with peak current capability above 2A and on resistance of less than 3 ohms (Fig. 10). One output MOSFET is connected as a source follower and the other in common source configuration. Because of the totem pole arrangement the rise time is slower than the fall time driving capacitive load. For a typical 3300pf load the rise and fall times are 50ns and 33ns respectively.

For the high side channel, narrow "On" and "Off" pulses triggered respectively by the rising and the falling edge of HIN are generated by the pulse generator. The respective pulses are used to drive separate high voltage DMOS level translators that set or reset a RS latch operating off the floating rail. Level shifting of the ground referenced HIN signal is thus accomplished by transposing the signal references to the floating rail. Because each high voltage DMOS level

translator is turned on for only the duration of the short "On" or "Off" pulses with each set or reset event, power dissipation is minimized. False triggering of the RS latch from fast dv/dt transients on the V_S node is effectively differentiated from normal pull-down pulses through a pulse discriminator circuit such that the high side channel is essentially immune to any magnitude of dv/dt value. Also the high voltage level shifting circuit is designed to function normally even when the V_S node swings more than 4V below the COM pin. This condition can often occur during the recirculation period of the output free-wheeling diode.

Application Guidelines

(Also see Application Note AN-978A for details)

The IR2110 is typically used to drive two high voltage N-channel power MOSFETs or IGBTs configured in half-bridge, dual-forward or other topologies. The fixed rail referenced output is used to drive a low side connected power MOSFET. The floating output channel is used to drive a power MOSFET in the high side configuration that requires an over-rail gate drive. Refer to the section on Typical Applications for the various circuit topologies where the IR2110 is applicable.

Typically, the floating supply is derived from the fixed supply using a bootstrap technique as shown in the section on Typical Connection. The charging diode must have a voltage withstand capability higher than the peak HV bus voltage. To minimize power dissipation a fast recovery diode is recommended. The value of the bootstrap capacitor depends on the switching frequency, duty cycle and gate charge requirement of the power MOSFET. The voltage across the capacitor should not be allowed to drop below the under-voltage lockout threshold, otherwise protective shutdown will occur. A 0.1 μF capacitor is usually suitable for applications switching above 5 KHz.

Supply bypass capacitors between V_{CC} and COM and between V_{DD} and V_{SS} are required to supply the transient current needed for switching the capacitive loads. These capacitors, together with the reservoir capacitor across V_B and V_S , must be connected close to the device. A 0.1 μF ceramic disk capacitor in parallel with a 1 μF tantalum capacitor is recommended for V_{CC} bypass. A 0.1 μF ceramic disk capacitor is usually adequate for the logic supply.

The outputs of the IR2110 are designed to deliver gate drives for fast switching speed even for high current power MOSFETs with relatively high gate charge requirement. The typical switching speed for various standard power MOSFET sizes is shown in Fig. 20. To minimize inductance in the gate drive loop, each MOSFET should have its own dedicated connection going to Pin 2 and 5 of the IR2110 for the return of the gate drive signal. For smaller power MOSFETs a series gate resistor for each output is recommended to limit switching speed. The value of the gate resistor depends on EMI requirement, switching losses and the maximum allowable dv/dt .

The total power dissipation of the IR2110 is a function of HV bus voltage, V_{CC} and V_{DD} voltages, switching frequency, duty cycle, delivered gate drives charge, and operating junction temperature. The total dissipation can be divided into two categories: High voltage and low voltage switching.

IR2110

The high voltage dissipation can be calculated by the following formula:

$$PD(HV) = \underbrace{HV \cdot I_{LK} \cdot d}_{\text{static}} + \underbrace{(V_{B_{on}} + V_{B_{off}}) \cdot Q_p \cdot f}_{\text{dynamic}}$$

with HV the high voltage bus voltage, I_{LK} the leakage current of V_B to ground, d the duty cycle of the high side switch, Q_p the pulsed charge of high voltage level shifter, $V_{B_{on}}$ the average voltage of V_B during the turn-on pulse, $V_{B_{off}}$ the average voltage of V_B during the turn-off pulse and f the switching frequency of the high side channel. The level shifting losses are usually much larger than the leakage losses such that the static term can be neglected for most applications. Fig. 17 shows the total high voltage dissipation as a function of switching frequency at various fixed V_S voltage level. Note that the graph only shows the high voltage power dissipation per set or reset event at the particular fixed


V_S level. Keep in mind that in actual application V_S is swinging during the level shifting event.

The low voltage dissipation can be calculated by the following formula:


$$PD(LV) = \underbrace{V_{bias} \cdot I_{Q_{tot}}}_{\text{static}} + \underbrace{2 \cdot V_{bias} \cdot Q_g \cdot f + V_{bias} \cdot Q_{cmos} \cdot f}_{\text{dynamic}}$$

with V_{bias} the low voltage bias voltage assuming $V_{DD} = V_{CC} = V_{BS}$, $I_{Q_{tot}}$ the total quiescent current, Q_g the delivered gate charge per driven MOSFET, f the switching frequency and Q_{cmos} the switching losses associated with the internal CMOS circuitry. The quiescent losses are usually much smaller than the dynamic losses such that the static term can be neglected. Fig. 18 shows the total low voltage power dissipation as a function of switching frequency at various load conditions. The switching losses associated with internal circuitry (Q_{cmos}) are shown in the graph for the case of "0 pf" loading condition.

Typical Applications




Buck Converter




Dual Forward Converter

10

Typical Applications Continued



3-Phase Bridge Motor Drive




H-Bridge

Typical implementation of an H-bridge with cycle-by-cycle current mode control

u

Mechanical Specification



14 Pin Dip Package

**International
IR Rectifier**

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245. Tel: (213) 772-2000. Twx: 4720403
EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB England Tel: (0883) 713215 Twx: 95219

IR CANADA: 101 Bentley St., Markham, Ontario L3R 3L1 Tel: (416) 475-1897 280 Dorval Ave., Suite 201A, Dorval, Quebec H9J 3H4, Tel: (514) 631-4696. IR GERMANY: Savignystrasse 55, D-6000 Frankfurt/Main 1, Tel: (069) 742674. IR ITALY: Via Liguria 49, I-20071 Borgaro Torino, Tel: (011) 470 1484. IR FAR EAST: K&H Building, 30-4 Nishiikebukuro 3-Chrome, Toshima-ku, Tokyo 171 Japan Tel: (03) 983 0641. IR SOUTHEAST ASIA: Ruby Ind. Complex, 80, Genting Ln, 03-09A Genting Bldg., Singapore 1334

Sales Offices, Agents and Distributors in Major Cities Throughout the World.

Data and specifications subject to change without notice.

12

APPLICATION NOTES

PUBLISHED BY INTERNATIONAL RECTIFIER, 233 KANSAS STREET, EL SEGUNDO, CA 90245. (213) 772-2000

AN-978A

HV Floating MOS-Gate Driver IC

(HEXFET is a trademark of International Rectifier)

by Steve Clemente and Ajit Dubhashi

Introduction

The gate drive requirements for a power MOSFET or IGBT utilized as a high side switch (drain connected to the high voltage rail, as shown in Figure 1) driven in full enhancement, i.e., lowest voltage drop across its terminals, can be summarized as follows:

1. Gate voltage must be 10-15V higher than the drain voltage. Being a high side switch, such gate voltage would have to be higher than the rail voltage, which is frequently the highest voltage available in the system.
2. The gate voltage must be controllable from the logic, which is normally referenced to ground. Thus, the control signals have to be level-shifted to the source of the high side power device, which, in most applications, swings between the two rails.
3. The power absorbed by the gate drive circuitry should not significantly affect the overall efficiency.

With these constraints in mind, several techniques are presently used to perform this function, as shown in principle in Table I. Each basic circuit can be implemented in a wide variety of configurations.

International Rectifier's IR2110 Gate Driver integrates most of the functions required to drive one high side and one low side power MOSFET or IGBT in a compact, high




Figure 1. Power MOSFET in high side configuration

performance package. With the addition of few components, the IR2110 provides very fast switching speeds (see Table II) and low power dissipation, and can operate on the bootstrap principle or with a floating power supply. Used in the bootstrap mode, the IR2110 driver can operate in most applications from frequencies in the tens of Hz up to hundreds of kHz.

1. The Block Diagram of the IR2110

As shown in Figure 2, the IR2110 comprises a drive circuit for a ground referenced power transistor, another for a high side one, level translators and input logic circuitry.




Figure 2. Block diagram of the IR2110

TABLE I		
METHOD	BASIC CIRCUIT	KEY FEATURES
FLOATING GATE DRIVE SUPPLY		<p>Full gate control for indefinite periods of time. Cost impact of isolated supply is significant (one required for each high side MOSFET). Level shifting a ground referenced signal can be tricky: Level shifter must sustain full voltage, switch fast with minimal propagation delays and low power consumption. Opto isolators tend to be relatively expensive, limited in bandwidth and noise sensitive.</p>
PULSE TRANSFORMER		<p>Simple and cost effective but limited in many respects. Operation over wide duty cycles requires complex techniques. Transformer size increases significantly as frequency decreases. Significant parasitics create less than ideal operation with fast switching waveforms.</p>
CHARGE PUMP		<p>Can be used to generate an "over-rail" voltage controlled by a level shifter or to "pump" the gate when MOSFET is turned on. In the first case the problems of a level shifter have to be tackled. In the second case turn on times tend to be too long for switching applications. In either case, gate can be kept on for an indefinite period of time. Inefficiencies in the voltage multiplication circuit may require more than two stages of pumping.</p>
BOOTSTRAP		<p>Simple and inexpensive with some of the limitations of the pulse transformer: duty cycle and on-time are both constrained by the need to refresh the bootstrap capacitor. If the capacitor is charged from a high voltage rail, power dissipation can be significant. Requires level shifter, with its associated difficulties.</p>
CARRIER DRIVE		<p>Gives full gate control for an indefinite period of time but is somewhat limited in switching performance. This can be improved with added complexity</p>

Table II	Die Size	Rise Time	Fall Time
<p>Typical switching times for different HEXFET die sizes</p> <p>($V_{CC} = 15V$, test circuit as in Figure 9a, without gate network)</p>	HEX-2	25ns	17ns
	HEX-3	38ns	23ns
	HEX-4	53ns	34ns
	HEX-5	78ns	54ns
	HEX-6	116ns	74ns

1.1 Input logic

Both channels are controlled by TTL/CMOS compatible inputs with transition thresholds proportional to the logic supply V_{DD} (3 to 20V) and Schmitt trigger buffers with hysteresis equal to 10% of V_{DD} to accept inputs with long rise time.

Each channel can be controlled independently from the other and the gate drive follows the input command within the limits of the propagation delay. In those applications where a deadtime is required to prevent conduction overlap in the power devices, the input commands have to be suitably spaced by the controlling logic. Section 4.3 shows a simple way to perform this function with few passive components.

The propagation delay between input command and gate drive output is approximately the same for both channels at turn-on (120ns) as well as turn-off (95ns) with a temperature dependence characterized in the data sheet.

The shutdown function is internally latched by a logic 1 signal and activates the turn off of both power devices. The first input command after the removal of the shutdown signal clears the latch and activates its channel. This latched shutdown lends itself to a simple implementation of a cycle-by-cycle current control, as exemplified in Section 4.3.

The signals from the input logic are coupled to the individual channels through high noise immunity level translators. This allows the ground reference of the logic supply (V_{SS} on pin 13) to swing by $\pm 5V$ with respect to the power ground (COM on pin 2). This feature is of great help in coping with the less than ideal ground layout of a typical power conditioning circuit. As a further measure of noise immunity, a pulse-width discriminator screens out pulses that are shorter than 50ns or so.

1.2 Low Side Channel

The output stage is implemented with two N-Channel MOSFETs in totem pole configuration (source follower as a current source and common source for current sinking), driven from the input circuits. Each MOSFET can sink or source gate currents of 2A. Because of the totem pole arrangement, the rise time of the gate

waveform is slower than the fall time. This feature has a significant appeal in the great majority of power conditioning circuits. With clamped inductive loads, a slower turn-on reduces the peak reverse recovery current in the freewheeling diode with some increase in the turn-on losses. The full 2A sinking capability of the totem pole, on the other hand, gives good switching performance at turn-off, when most of the switching losses occur.

The source of the lower device in the totem pole is independently brought out to pin 2 so that a direct connection can be made to the source of the power device for the return of the gate drive current. The relevance of this will be seen in Layout Guidelines, Section 3.

An undervoltage lockout prevents either channel from operating if V_{CC} is below the specified value (8.6/8.2V). Any pulse that is present at the input when the UV lockout is released is forwarded to the appropriate channel.

1.3 High side channel

This channel has been built into an "isolation tub" (Figure 3) capable of floating from +500V to -5V with respect to power ground (COM on pin 2). The tub "floats" at the potential of pin 6 (V_S), which is established by the voltage applied to pin 5 (V_B). Typically this pin is connected to the source of the high side device, as shown in Figure 2 and swings with it between the two rails. If an isolated supply is connected between this pin and V_S (pin 6), the high side channel will switch the output (HO pin 7) between the positive of this supply and its ground in accordance with the input command.

One significant feature of MOS-gated devices is their capacitive input characteristic, i.e., the fact that they are turned on by supplying a charge to the gate rather than a continuous current. If the high side channel is driving one such device, the isolated supply can be replaced by a capacitor, as shown in Figure 2. The gate charge for the high side MOSFET is provided by the bootstrap capacitor which is charged by the 15V supply through the bootstrap diode during the time when the device is off (assuming that V_S swings to ground during that time, as it does in most applications). Since the capacitor is charged from a low voltage source the power consumed to drive the gate is small.




Figure 3. Silicon cross-section showing the parasitic capacitances

The input commands for the high side channel have to be level-shifted from the level of COM to whatever potential the “tub” is floating at, which can be as high as 500V. As shown in Figure 2, the on/off commands are transmitted in the form of narrow pulses at the rising and falling edges of the input command. They are latched by a set/reset flip-flop referenced to the floating potential. The use of pulses greatly reduces the power dissipation associated with the level translation.

The pulse discriminator differentiates the set/reset pulses from fast dv/dt transients appearing on the V_S node so that switching rates as high as 50V/ns in the power devices will not adversely affect the operation of the IR2110.

This channel has its own undervoltage lockout which blocks the gate drive if the voltage between V_S (pin 6) and V_{S2} (pin 5), i.e., the voltage across the upper totem pole, is below its limits (8.7/8.3V). The operation of the UV lockout differs from the one on V_{CC} in one detail: the first pulse *after* the UV lockout has released the channel changes the state of the output.

The high voltage level translator circuit is designed to function properly even when the V_S node swings 5V below the COM pin. This can occur due to the forward recovery of the lower power diode or to the Ldi/dt induced voltage transient.

2. Application Guidelines

As shown in Figure 2, the bootstrap diode and capacitor are the only external components strictly required for operation in a standard PWM application. Local decoupling capacitors on the V_{CC} (and digital) supply are useful in practice to compensate for the inductance of the supply lines.

2.1 The Bootstrap components

The voltage seen by the bootstrap capacitor is the V_{CC} supply only. Its capacitance is determined by the following constraints:

a) Gate charge required (see also Ref. 1). After the turn-on charge has been delivered to the gate, the voltage across the bootstrap capacitor should be significantly higher than the minimum required for full enhancement (10V). Assuming, for the sake of illustration, a drop of 1.5V on the charging path of the bootstrap capacitor and assuming a voltage drop due to the internal leakage of half the excess gate voltage, we have the following constraint:

$$C_{BOOT} > \frac{2 Q_G}{(V_{CC} - 1.5 - 10)}$$

In some unusual operating conditions, like transient overloads, the voltage drop across the lower power transistor can be significantly higher than the 1.5V used in the example.

b) Longest conduction time. The voltage on the gate of the power MOSFET at the end of the longest conduction

time must be sufficient to keep it in full enhancement. The steady state current drawn from C_{BOOT} is equal to the quiescent current of the high side channel (I_{QBS}). Assuming the initial voltage calculated from the previous expression, this constraint translates into the following:

$$C_{BOOT} > \frac{2 I_{QBS} \cdot t_{on}}{(V_{CC} - 1.5 - 1.0)}$$

c) Shortest conduction time. Stray impedances in the charging path limit the rate of charge of the bootstrap capacitor. Thus the capacitance should be low enough that the charge delivered to the gate plus the charge lost due to the quiescent current is totally replenished in the shortest conduction time for the lower power device. Conversely, a minimum conduction time may have to be maintained to insure that the bootstrap capacitor is fully charged.

d) Undervoltage lockout. If the voltage across the bootstrap capacitor falls below the undervoltage lockout threshold (8.3V) the power device is turned off and is kept off until the capacitor discharges to approximately 3.5V. Below this voltage the capacitor would not have enough charge to enhance the power device to any significant extent.

The value of 0.1 μ F shown in Figures 6, 7 and 8 is adequate for a large die operated as low as 5kHz with a duty cycle close to 100 percent.

The bootstrap diode must be able to block the full voltage seen in the specific circuit; in the circuits of Figures 6, 7 and 8 this occurs when the top device is on and is about equal to the voltage across the power rail. The current rating of the diode is the product of gate charge times switching frequency. For an IRF450 HEXFET power MOSFET operating at 100kHz it is approximately 12mA. The high temperature reverse leakage characteristic of this diode can be an important parameter in those applications where the capacitor has to hold the charge for a prolonged period of time. For the same reason, it is important that this diode be ultra-fast recovery to reduce the amount of charge that is fed back from the bootstrap capacitor into the supply.

2.2 Power dissipation

The total losses in the IR2110 driver result from a number of factors that can be grouped under “high voltage” and “low voltage,” “static” and “dynamic.”

a) Low voltage static losses ($P_{D(lv)q}$) are due to the quiescent currents from the three low voltage supplies, V_{DD} , V_{CC} and V_{SS} . In a typical 15V application these losses amount to approximately 3.5mW at 25°C, going to 5mW at 125°C¹.

¹All temperatures mentioned in the text refer to junction, unless otherwise specified.

b) Low voltage dynamic losses ($P_{D(lv)sw}$) on the V_{CC} supply are due to two different components:

b1) Charge transfer to and from the gate of the power devices, i.e.,

$$P_G = 2V \cdot Q_G \cdot f$$

For two large IRF450 HEXFETs operated at 100kHz with $V_{gs} = 15V$, we have:

$$P_G = 2 \cdot 15 \cdot 120 \cdot 10^{-9} \cdot 100 \cdot 10^3 = 0.36W$$

The factor 2 in the formula is valid in the assumption that two devices are being driven, one per channel. If V_{SS} is generated with a bootstrap capacitor/diode, this power is supplied from V_{CC} . The use of gate resistors reduces the amount of gate drive power that is dissipated inside the IR2110 by the ratio of the respective resistances. The internal resistances are approximately 6 Ohms, sourcing or sinking, so that, if the gate resistor is 10 Ohms, only 6/16 of P_G is dissipated within the IR2110. These losses are not temperature dependent.

b2) Dynamic losses associated with the switching of the internal CMOS circuitry. They can be approximated with the following formula:

$$P_{CMOS} = V_{CC} \cdot Q_{CMOS} \cdot f$$

with Q_{CMOS} approximately equal to 16nC, largely independent from temperature. In a typical 100kHz application these losses would amount to 24mW.

c) High voltage static losses ($P_{D(hv)q}$) are mainly due to the leakage currents in the level shifting stage. They are dependent on the voltage applied on the V_S pin and they are proportional to the duty cycle, since they only occur when the high side power device is on. If V_S were kept continuously at 400V they would typically be 0.06mW at 25°C, going to 2.25mW at 125°C. These losses would be virtually zero if V_S is grounded, as in a push-pull or similar topology.

d) High voltage switching losses ($P_{D(hv)sw}$) comprise two terms, one due to the level shifting circuit (Figure 2) and one due to the charging and discharging of the capacitance of the high side p-well (C_{b-sub} in Figure 3).

d1) Whenever the high side flip-flop is reset, a command to turn-off the high side device (i.e., to set the flip-flop) causes a current to flow through the level-shifting circuit. This charge comes from the high voltage bus through the power device and the bootstrap capacitor. If the high side flip-flop is set and the low side power device is on, a command to reset it causes a current to flow from V_{CC} , through the diode. Thus, for a half-bridge operating from a rail voltage V_R , the combined power dissipation is:

$$(V_R + V_{CC}) \cdot Q_P \cdot f$$

with Q_P the charge absorbed by the level shifter, and f the switching frequency of the high side channel. Q_P is approximately 5nC at $V_R = 50V$, going to 10nC as the rail voltage increases to 500V. In a typical 400V, 100kHz application these losses would amount to 0.375W. This includes the charging and discharging of C_{d-sub} . There is a third possible source for Q_P , when the high side flip-flop is being reset (i.e., the power device is being turned on) and the low side power device is off. In this case the charge comes from the high voltage bus, through the device capacitances and leakages or through the load. The power dissipation is somewhat higher than what would be calculated from the above expression.

In a push-pull or other topology where V_S (pin 5) is grounded, both level shifting charges are supplied from V_{CC} with significantly lower losses.

d2) In a high-side/low-side power circuit the well capacitance C_{b-sub} is charged and discharged every time V_S swings between V_R and COM. Charging current is supplied by the high voltage rail through the power device and the epi resistance. Discharge occurs through the lower device and the epi resistance. The losses incurred in charging or discharging a capacitor through a resistor are equal to $QV/2$, regardless of the value of resistance. However, much of these losses occur outside the bridge driver, since the epi resistance is negligible compared to the internal resistance of the power devices during their switching transitions. Assuming a charge value of 9nC at 450V and an operating frequency of 100kHz, the *total* losses caused by the charging and discharging of this capacitance amount to:

$$Q \cdot V \cdot f = 9 \cdot 10^{-9} \cdot 450 \cdot 10^5 = 0.4W$$

almost totally outside the IR2110. For all practical purposes, C_{b-sub} cannot be distinguished from the output capacitance of the lower power device.

If V_S is grounded the capacitor is charged at a fixed voltage and these losses would be zero.

C_{b-sub} (like C_{d-sub}) is a reverse biased junction and its capacitance is a strong function of voltage. For this reason, rather than giving the value in terms of capacitance, three charge values are given for three different voltages:

Voltage at V_S	Charge in C_{b-sub}
100V	3.3nC
200V	5.3nC
400V	9nC

These charges are not temperature dependent.

The above discussion on losses can be summarized as follows:

- The dominant losses are switching and, in high voltage applications at 100kHz or above, the static losses in Item a and Item c can be neglected outright.
- The temperature dependence of the switching losses is not significant;
- The combined losses are a function of the control mode, as well as the electrical parameters and temperature.

Knowing the power losses in the IR2110, the maximum ambient temperature can be calculated (and vice-versa) from the following expression:

$$T_{a \max} = T_{j \max} - P_D \cdot R_{th \ j-a}$$

where $R_{th \ j-a}$ is the thermal resistance from die to ambient. For the 14 pin DIL package this is 75°C/W maximum.

Figure 4 shows the power dissipation and the max ambient temperature at four different voltages when driving two IRF830 HEXFETs. Although measured in a specific set of operating conditions, these curves are general in nature and can be used to derive power losses and maximum ambient temperature for other operating conditions. To this end, the curve for $V_S = 0$ is of particular interest to isolate the low voltage components of losses since the high voltage ones become zero, as indicated above. The following example shows the breakdown of losses for operation of two IRF830 HEXFETs in a half-bridge from a 400V rail, 300kHz and no load:

$P_{D(lv)q}$	0.004W
$P_{D(lv)sw} \cdot P_{CMOS} = 15 \cdot 16 \cdot 10^{-9} \cdot 300 \cdot 10^3 =$	0.072
$P_G = 2 \cdot 15 \cdot 28 \cdot 10^{-9} \cdot 300 \cdot 10^3 =$	0.252
$P_{D(hv)q}$	0.002
$P_{D(hv)sw} = (400 + 200) \cdot 9 \cdot 10^{-9} \cdot 300 \cdot 10^3 =$	1.620
Total	1.950

Notice how the total is very close to the value shown in Figure 4a. The value of 200V in the formula to calculate $P_{D(hv)sw}$ is appropriate at no load, since this case would be the third in Section 2.2.d1.

If the power dissipation in the IR2110 turns out to be excessive for the maximum ambient temperature, the addition of external gate resistors decreases the amount of power dissipated inside the package (Item c), while keeping the combined gate dissipation constant. Switching losses may, in fact, increase.




Figure 4a. Power dissipation as a function of frequency and operating voltage measured when driving two IRF830 HEXFET's in half-bridge configuration without gate resistors or load




Figure 4b. Maximum ambient temperature as a function of frequency and operating voltage for half-bridge operation — This figure is derived from measured data, as shown in Figure 9a

The actual junction temperature can be measured while in operation by pulling 1mA from the Shutdown pin with the help of an adjustable current source, like the LM334. The voltage at the pin is 650mV at 25°C, decreasing by 2mV/°C.

3. Layout Guidelines

In spite of the noise immunity features mentioned in Section 1, great care should be exercised in the layout of

the power and control circuits to prevent false triggering and erratic operation. The following two areas require specific attention.

a) Stiffening the voltage busses.

Problems are normally encountered whenever logic and power meet. The IR2110 will be no exception, in spite of the precautions that have been taken in its design.

Because of the high di/dt frequently encountered in power circuits, any stray inductance in the power ground connections will cause voltage differentials to appear between the two ground pins and between COM pins of other IR2110s sharing the same power ground.

Particularly severe conditions of di/dt (hence, of ground noise) are encountered during commutation of the load current from the body drain diode of a MOSFET to the channel of another MOSFET. This second device will carry a large spike of reverse recovery current from the body drain diode of the previous MOSFET. For the duration of the reverse recovery significant $L di/dt$ induced voltage transients will appear at the COM pin of the IR2110.

The peak of reverse recovery current is greatly reduced by slowing down the turn-on of the power MOSFET, while the problem of the voltage spike can be mitigated with good quality capacitors (low inductance and low ESR) between the two rails and compact assembly (Ref. 4, Figure 4).

To help the designers overcome these problems, the IR2110 is provided with two ground pins, V_{SS} (pin 13) and COM (pin 2) and has been designed to withstand $\pm 5V$ of transient offset between these two pins.

The pins, at opposite sides of the package, are *not* connected inside and an external connection is required. This connection can be directly between the two pins (Figure 6) or through a common ground (Figure 8), depending on the circumstances. As a general rule, V_{SS} should be used as a ground reference for the logic signals at the input and should be routed with them and with the logic supply V_{DD} (if different from V_{CC}), from wherever these signals are generated. COM, on the other hand, is mainly the gate return for the lower power device.

The routing of the power grounds, although not directly related to the operation of the IR2110, will affect its performance in terms of switching behavior and noise immunity. References 2 and 3 provide valuable guidelines and more detailed information on this subject and, specifically, on "how to minimize the noise voltage generated by currents from two or more circuits flowing through a common ground impedance."

Local decoupling capacitors should also be used to stiffen V_{CC} and V_{DD} . Both should be close to the pins of the IC and the bypass capacitor for the V_{CC} should be significantly larger than the bootstrap capacitor.

The potential discrepancy between V_{SS} and COM should be kept in mind when analyzing waveforms with

an oscilloscope. The waveforms will be correct to the extent that the ground lead of the oscilloscope is short and tied to appropriate reference point. For example, if the gate waveform of the lower device is to be analyzed, the ground probe should be connected to the source pin of the device, and not to a generic "ground." In fact, it is useful to measure the noise voltage between one ground and another while switching high currents.

b) Gate charge/discharge loops.

The inductance of these loops should be minimized to reduce oscillations and to improve switching speed and noise immunity, particularly the "dv/dt induced turn-on" (Ref 4, Figure 2). To this end, each MOSFET should have a dedicated connection going to pins 2 and 5 of the IR2110 for the return of the gate drive signal. Best results are obtained with a twisted pair connected, on one side, to gate and source, on the other side, to gate drive and gate drive return. On pc boards parallel tracks should be used.

The use of gate resistors is a deviation from the general rule that gates should be driven from low impedance sources. This deviation is necessary, in most cases, for the following reasons:

- After all due care has been exercised, there still is an amount of inductance in the gate drive loop that causes unacceptable ringing.
- Switching speed of the power device needs to be slowed down for EMI considerations, particularly if its die size is small.
- The peak reverse recovery current needs to be reduced, as explained in Section 4.3 (see also Ref 5).
- The power dissipation in the IR2110 is excessive (Sections 2.2.b and d).


The layout shown in Figure 5a is a good vehicle to exemplify the impact of stray inductance in the gate drive loop. In this circuit the voltage differential measured between the gate pin of the power MOSFET and the drive pin of the IR2110 during a fast transient was in excess of 2V.

Figure 5b. shows an example of a compact layout for motor drives in the kW range.

4. Specific Applications

4.1 Buck Converter

Figure 6 shows a typical implementation of a buck converter with the high side drive function performed by the IR2110. The initial charge for the bootstrap capacitor comes from the V_{CC} supply through the inductor and the filter capacitor. The Q of this resonant circuit should be low enough to insure that the bootstrap capacitor does not get charged beyond the limits of V_{SS} (20V). If this is not so, a resistor in series with the bootstrap diode or a zener in parallel with the bootstrap capacitor would take care of possible overvoltages.



Note: Dotted lines represent pads on bottom side of board.
 V+, GND, D₁, S₁, D₂, S₂ terminals have plated through holes

Figure 5a. IR2110 test circuit

If the converter is operated in the continuous current mode the bootstrap capacitor is charged during the conduction time of the freewheeling diode. In the discontinuous current mode, if the conduction time of the diode is very short, the charging of the bootstrap capacitor will be completed through the filter components and/or the load. This is true whether the dc-to-dc converter performs the function of a supply or speed control for a dc motor.

If the output voltage of the buck converter is between 10 and 20V, it can be used in place of a dedicated supply to power the PWM controller as well as the IR2110 and other auxiliary circuits. A start-up circuit is required to insure that the bootstrap capacitor is charged when power is first turned on. A resistor and diode from the rail voltage are commonly used for this purpose.

4.2 Dual Forward Converter and Switched Reluctance Motor Drives

Figure 7 shows a bridge arrangement that is frequently used to drive the windings of a switched reluctance motor. It is also known as a dual forward converter.

The use of the IR2110 requires the addition of three devices to insure that the bootstrap capacitor is charged at turn on and in subsequent cycles, should the conduction time of the freewheeling diodes become very short.




Figure 5b. Layout of a three-phase motor drive. The common ground point is the junction of the negative terminals of the reservoir capacitors. (Courtesy of Duncan Grant)




Figure 6. Buck Converter
 Pins 11, 12, 13, 2 and the negative of the decoupling capacitor should be grounded together




Figure 7. Dual forward converter and switched reluctance motors

If the bridge is part of an induction motor drive that use a PWM technique to synthesize a sine wave, each pole goes through prolonged periods of time with zero or very low duty cycle at low frequency. The bootstrap capacitor should be sized to hold enough charge to go through these periods of time without refreshing.

In circuits like the one shown in Figure 10, the isolation between the high voltage rail and the logic circuitry is supplied by the IR2110 as a reverse biased junction. A breakdown of one of these junctions would have disastrous consequences for the rest of the equipment. In many instances this cannot be allowed and some form of galvanic isolation is mandated by safety considerations or as a form of damage containment. Optoisolators or pulse transformers are frequently used to perform this function. The use of the IR2110 as a driver eliminates the dv/dt requirements that would otherwise be placed on these isolation components and reduces their cost while providing a high performance gate drive capability that is well beyond what these components perform directly.

4.5 Push-Pull

The IR2110 can still make a very useful contribution in applications that do not capitalize on its key feature, the high voltage level shifting and floating gate drive. Convenience, noise resilience between V_{SS} and COM and high speed drive capability are appealing features in most power conditioning applications. The IR2110 can perform the interface and gate drive function with the simple addition of two decoupling capacitors.

4.6 High-Side P-Channel

The IR2110 can also drive a P-Channel device as a high side switch, provided that a negative supply referenced to the positive rail is available, as shown in Figure 11. When operated in this mode, the H_{IN} input becomes active low, i.e. a logic 0 at the input turns on the P-Channel MOSFET.

Whenever V_S (or V_B) are at fixed potential with respect to ground, the power losses mentioned in Section 2.2.d.2 would be zero.

5. Troubleshooting Guidelines

To analyze the waveforms of the floating channel of the IR2110 a differential input oscilloscope is required. It is assumed that any voltage differential not referenced to ground is measured in this way.

It is also assumed that obvious checks have been made, for example:

- Pins are correctly connected and power supplies are decoupled.
- The bootstrap charging diode is ultra-fast, rated for the rail voltage.
- The shutdown pin is grounded.
- Logic inputs do not cause simultaneous conduction of devices, unless the topology requires it.




Figure 9a. Test circuit for waveforms shown below




Figure 9b. Waveforms associated with the circuit shown in Figure 9a. IRF450 operated at approximately 100kHz in a 100 μ H inductor.

The voltage drop across the bootstrap capacitor (0.1 μ F) due to the delivery of the gate charge is minimal (approx. 2V).

Due to the inductive nature of the load, the voltage across the HEXFET is close to zero even before gate voltage is present, because its internal diode goes in conduction when the other device goes off.

The resistor-diode network has the effect of slowing down the gate turn-on waveform substantially with minimal effect on the gate turn-off. In this particular operating mode the resistor-diode network does not perform a useful function because the turn-on occurs with zero volts across the HEXFET.




Figure 9c. Waveforms associated with the circuit in Figure 5a. IRF830's operated at 500kHz in a 50 μ H inductor. The negative spike in the gate waveform is due to the forward recovery of the internal rectifier.




Figure 10. Three-Phase Inverter using three IR2110 devices to drive six IGBTs

SYMPTOM

No gate drive pulses

Gate drive pulses on lower channel only

Erratic operation of top channel

Excessive ringing on gate drive signal

POSSIBLE CAUSE

Verify that V_{CC} is above the lockout level

Measure voltage across bootstrap capacitor; it should be above the lockout level. If it is not, check why capacitor doesn't get charged. Insure that capacitor is charged at turn-on.

Verify that V_S doesn't go below COM by more than 5V.

Verify that high side channel does not go in undervoltage lockout.

Verify that dv/dt on V_S with respect to COM does not exceed 50V/ns. If so, switching may need slowing down.

Verify that logic inputs are noise-free with respect to V_{SS} .

Verify that input logic signals are longer than 50ns.

Reduce inductance of gate drive loop. Use twisted wires, shorten length. If reduction of loop inductance does not bring ringing to acceptable level, add gate resistors.




Figure 11. IR2110 driving a high side P-channel

References:

1. Application Note AN-944 "A New Gate Charge Factor"
2. "New High Voltage Bridge Driver Simplifies PWM Inverter Design," by D. Grant, B. Pelly. PCIM Conference 1989
3. "Noise Reduction Techniques in Electronic Systems" by H.W. Ott, John Wiley 1987
4. Application Note An-936 "The Do's and Dont's of using HEXFETs"
5. Application Note AN-967 "PWM Motor Drive with HEXFET III"
6. Application Note AN-961 "Using HEXSense in Current-Mode Control Power Supplies"
7. Application Note AN-959 "An Introduction to the HEXSense"
8. "Dynamic Performance of Current Sensing Power MOSFETs" by D. Grant and R. Pearce, Electronic Letters, Vol. 24 No. 18, Sept 1, 1988

The information presented in this application note is believed to be accurate and reliable. However, International Rectifier can assume no responsibility for its use or any infringement of patents or other rights of the third parties which may result from its use. No license is granted by implication or other use under any patent or patent rights of International Rectifier. No patent liability shall be incurred for use of the circuits or devices described herein. Data subject to change without notice.

