## Features

- Logic voltage: $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$
- High voltage: 80V (max.)
- Provides a driving segment for cursor display (48 units)
- Alphanumeric and symbolic display through built-in ROM
- $80 \times 8$-bit display RAM
- On chip ROM ( $5 \times 8$ dot), in total 240 characters, plus 8 user-defined characters
- Customized ROM acceptable


## Applications

- Consumer products panel function control
- Industrial measuring instrument panel function control


## General Description

The HT16528 is a Vacuum Fluorescent Display, VFD controller/driver with dot matrix VFD display. It consists of 80 segment output lines and 24 grid output lines. It can display up to $16 \mathrm{C} \times 2 \mathrm{~L}, 20 \mathrm{C} \times 2 \mathrm{~L}, 24 \mathrm{C} \times 2 \mathrm{~L}$.

- Display contents:
- 16 columns by 2 (1) rows +32 (16) cursors
- 20 columns by 2 (1) rows +40 (20) cursors
- 24 columns by 2 (1) rows +48 (24) cursors
- Supports display output (80-segment \& 24-grid)
- Supports M68 parallel data input/output (switchable 4-bit and 8 -bit) i80 parallel data input/output (switchable 4-bit and 8-bit) or serial data input/output
- Built-in oscillation circuit
- 144-pin LQFP package
- Other similar application panel function control

The HT16528 has a character generator ROM which stores up to $240 \times 5 \times 8$ dot characters.

The HT16528 has serial/parallel interface. This VFD controller/driver is ideal as an MCU peripheral device.

## Ordering Information

| Part Number | Package Information |
| :--- | :--- |
| HT16528-001 | 144-pin plastic LQFP (Fine pitch) $(20 \mathrm{~mm} \times 20 \mathrm{~mm})$, standard ROM (ROM code: 001) |
| HT16528-002 | 144-pin plastic LQFP (Fine pitch) $(20 \mathrm{~mm} \times 20 \mathrm{~mm})$, standard ROM (ROM code: 002) |
| HT16528-003 | 144-pin plastic LQFP (Fine pitch) $(20 \mathrm{~mm} \times 20 \mathrm{~mm})$, standard ROM (ROM code: 003) |

## Block Diagram



Pin Assignment


## Pin Description

| Pin Name | I/O | Description |
| :---: | :---: | :---: |
| Logic System (Microprocessor Interface) |  |  |
| $\mathrm{RS}, \overline{\mathrm{ST}}$ | 1 | When parallel mode is selected, this pin is utilized to select the register, either Instruction Register or Data Register. <br> 0: IR (Instruction Register) <br> 1: DR (Data Register) <br> When serial mode is selected, this pin performs strobe input. Data can be set as input when this signal goes 0 . <br> During the next rising edge of this signal, command processing is performed. |
| $\begin{aligned} & \mathrm{E}(\overline{\mathrm{RD}}), \\ & \text { SCK } \end{aligned}$ | 1 | When M68 parallel mode is selected (E), this pin is write enable. Writes data at the falling edge. When i80 parallel mode is selected (RD), this pin is read enable. When this pin is "Low", data is output to the data Bus. <br> When Serial mode is selected, this pin is shift clock input, data will be written at the rising edge. |
| $\overline{\mathrm{CS}}$ | 1 | When this pin is "Low", the device is active. |
| $\begin{aligned} & \text { OSCI } \\ & \text { OSCO } \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | Connected to an external resistor to generate an oscillation frequency. |
| XOUT | 0 | Oscillator signal output pin |
| $\mathrm{R}, \mathrm{W}(\overline{\mathrm{WR}})$ | I | When M68 parallel mode is selected ( $R, W$ ), this pin is data mode select pin ( 0 : write, 1 : read). <br> When i80 parallel mode is selected $(\overline{\mathrm{WR}})$, this pin is a write enable pin. Data will be written at rising edge signal. <br> When serial mode is selected, connect this pin to "Hi" or "Low". Read or Write is chosen by instruction. |
| SI, SO | I/O | When serial mode is selected, this pin is used as I/O pin. When parallel mode is selected, this pin needs to be connected to "Hi" or "Low". |
| DB0~DB7 | I/O | When parallel mode is selected, these pins are used as I/O pins. Data are stored sequentially, the first bit which is sent to the HT16528 is MSB. If 4 bits mode is selected, only DB4~DB7 are used. |
| RESET | 1 | Initialize all the internal register and commands. All segments and digits are fixed PGND. |
| DS0, DS1 | I | Set the duty ratio. Duty ratio will determine the number of grid. <br> The relationship between duty ratio and these pins is shown in Table 1-1. |
| IM | I | Select interface mode (parallel mode or serial mode) <br> 0: Serial mode <br> 1: Parallel mode <br> In parallel mode, instruction will determine the length of word. |
| MPU | 1 | Select interface mode (i80 type CPU mode or M68 type CPU mode) <br> 0: i80 type CPU mode <br> 1: M68 type CPU mode |
| DLS | 1 | Select number of display line when power ON reset or resetting. <br> 0 : Select 1 line $(N=0), ~ " N$ " is display line select flag in Function set command. <br> 1: Select 2 line ( $N=1$ ) |
| RL1, RL2 | 1 | Set segment outputs pin assignment. The selection table is listed as Table 1-2 \& Table 1-7 |
| TESTI | I | 0 or open: Normal operation mode <br> 1: Test mode |
| TESTO | 0 | For IC testing only, leave this pin open. |
| Logic System ( To External Extension Driver) |  |  |
| SDO | O | Serial data output for extension digit driver. |
| SLK | 0 | Shift clock pulse for extension digit driver. Active during rising edge |


| Pin Name | I/O | Description |
| :--- | :---: | :--- |
| $\overline{\mathrm{CL}}$ |  | Clear signal for extension digit driver, active low. <br> The digit data stored in the latch register of the extension driver are output when this signal is <br> "Hi", if this signal is "Low", extension driver outputs are "Low". |
| LE | O | Latch enable signal for extension digit driver. |
| Output Pins |  |  |
| G1~G24 | O | High-voltage output, grid output pins. |
| S1~S80 | O | High-voltage output, segment output pins. |
| Power System |  |  |
| VDD | - | Pins for logic circuit |
| LGND | - | LGND is ground pin for logic circuit |
| VH | - | Power supply pins for VFD driver circuit |
| PGND | - | PGND is ground pin for VFD driver circuit |

Table 1-1. Duty Ratio Setting

| DS0 | DS1 | Duty Ratio |
| :---: | :---: | :---: |
| 0 | 0 | $1 / 16(\#$ of grid $=16)$ |
| 0 | 1 | $1 / 24(\#$ of grid $=24)$ |
| 1 | 0 | $1 / 20(\#$ of grid $=20)$ |
| 1 | 1 | $1 / 40(\# \text { of grid }=40)^{*}$ |

Note: * When setting to $1 / 40$ duty mode, use the external extension grid driver.
Table 1-2. Segment Setting: 2 Line Display (N=1)

| RL1 | RL2 | Table No. |
| :---: | :---: | :---: |
| 0 | 0 | Table 1-3 |
| 0 | 1 | Table 1-4 |
| 1 | 0 | Table 1-5 |
| 1 | 1 | Table 1-6 |

Table 1-3. The Number Of Segment Pins 1

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S35 | 109 | NC |
| 2 | PGND | 38 | S1 | 74 | S36 | 110 | S71 |
| 3 | VDD | 39 | S2 | 75 | S37 | 111 | S72 |
| 4 | XOUT | 40 | S3 | 76 | S38 | 112 | S73 |
| 5 | OSCO | 41 | S4 | 77 | S39 | 113 | S74 |
| 6 | OSCI | 42 | S5 | 78 | S40 | 114 | S75 |
| 7 | RESET | 43 | S6 | 79 | S41 | 115 | S76 |
| 8 | TESTI | 44 | S7 | 80 | S42 | 116 | S77 |
| 9 | DLS | 45 | S8 | 81 | S43 | 117 | S78 |
| 10 | DS1 | 46 | S9 | 82 | S44 | 118 | S79 |
| 11 | DS0 | 47 | S10 | 83 | S45 | 119 | S80 |
| 12 | R, W ( $\overline{\mathrm{WR}})$ | 48 | S11 | 84 | S46 | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S12 | 85 | S47 | 121 | G23 |
| 14 | E ( $\overline{\mathrm{RD}})$, SCK | 50 | S13 | 86 | S48 | 122 | G22 |
| 15 | SI, SO | 51 | S14 | 87 | S49 | 123 | G21 |
| 16 | DB0 | 52 | S15 | 88 | S50 | 124 | G20 |
| 17 | DB1 | 53 | S16 | 89 | S51 | 125 | G19 |
| 18 | DB2 | 54 | S17 | 90 | S52 | 126 | G18 |
| 19 | DB3 | 55 | S18 | 91 | S53 | 127 | G17 |
| 20 | DB4 | 56 | S19 | 92 | S54 | 128 | G16 |
| 21 | DB5 | 57 | S20 | 93 | S55 | 129 | G15 |
| 22 | DB6 | 58 | S21 | 94 | S56 | 130 | G14 |
| 23 | DB7 | 59 | S22 | 95 | S57 | 131 | G13 |
| 24 | IM | 60 | S23 | 96 | S58 | 132 | G12 |
| 25 | MPU | 61 | S24 | 97 | S59 | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S25 | 98 | S60 | 134 | G10 |
| 27 | RL1 | 63 | S26 | 99 | S61 | 135 | G9 |
| 28 | RL2 | 64 | S27 | 100 | S62 | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S28 | 101 | S63 | 137 | G7 |
| 30 | LE | 66 | S29 | 102 | S64 | 138 | G6 |
| 31 | SDO | 67 | S30 | 103 | S65 | 139 | G5 |
| 32 | SLK | 68 | S31 | 104 | S66 | 140 | G4 |
| 33 | TESTO | 69 | S32 | 105 | S67 | 141 | G3 |
| 34 | LGND | 70 | S33 | 106 | S68 | 142 | G2 |
| 35 | PGND | 71 | S34 | 107 | S69 | 143 | G1 |
| 36 | VH | 72 | NC | 108 | S70 | 144 | NC |

Table 1-4. The Number Of Segment Pins 2

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S6 | 109 | NC |
| 2 | PGND | 38 | S40 | 74 | S5 | 110 | S71 |
| 3 | VDD | 39 | S39 | 75 | S4 | 111 | S72 |
| 4 | XOUT | 40 | S38 | 76 | S3 | 112 | S73 |
| 5 | OSC | 41 | S37 | 77 | S2 | 113 | S74 |
| 6 | OSCI | 42 | S36 | 78 | S1 | 114 | S75 |
| 7 | RESET | 43 | S35 | 79 | S41 | 115 | S76 |
| 8 | TESTI | 44 | S34 | 80 | S42 | 116 | S77 |
| 9 | DLS | 45 | S33 | 81 | S43 | 117 | S78 |
| 10 | DS1 | 46 | S32 | 82 | S44 | 118 | S79 |
| 11 | DS0 | 47 | S31 | 83 | S45 | 119 | S80 |
| 12 | R, W ( $\overline{\mathrm{WR}})$ | 48 | S30 | 84 | S46 | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S29 | 85 | S47 | 121 | G23 |
| 14 | E ( $\overline{\mathrm{RD}})$, SCK | 50 | S28 | 86 | S48 | 122 | G22 |
| 15 | SI, SO | 51 | S27 | 87 | S49 | 123 | G21 |
| 16 | DB0 | 52 | S26 | 88 | S50 | 124 | G20 |
| 17 | DB1 | 53 | S25 | 89 | S51 | 125 | G19 |
| 18 | DB2 | 54 | S24 | 90 | S52 | 126 | G18 |
| 19 | DB3 | 55 | S23 | 91 | S53 | 127 | G17 |
| 20 | DB4 | 56 | S22 | 92 | S54 | 128 | G16 |
| 21 | DB5 | 57 | S21 | 93 | S55 | 129 | G15 |
| 22 | DB6 | 58 | S20 | 94 | S56 | 130 | G14 |
| 23 | DB7 | 59 | S19 | 95 | S57 | 131 | G13 |
| 24 | IM | 60 | S18 | 96 | S58 | 132 | G12 |
| 25 | MPU | 61 | S17 | 97 | S59 | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S16 | 98 | S60 | 134 | G10 |
| 27 | RL1 | 63 | S15 | 99 | S61 | 135 | G9 |
| 28 | RL2 | 64 | S14 | 100 | S62 | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S13 | 101 | S63 | 137 | G7 |
| 30 | LE | 66 | S12 | 102 | S64 | 138 | G6 |
| 31 | SDO | 67 | S11 | 103 | S65 | 139 | G5 |
| 32 | SLK | 68 | S10 | 104 | S66 | 140 | G4 |
| 33 | TESTO | 69 | S9 | 105 | S67 | 141 | G3 |
| 34 | LGND | 70 | S8 | 106 | S68 | 142 | G2 |
| 35 | PGND | 71 | S7 | 107 | S69 | 143 | G1 |
| 36 | VH | 72 | NC | 108 | S70 | 144 | NC |

Table 1-5. The Number Of Segment Pins 3

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S75 | 109 | NC |
| 2 | PGND | 38 | S41 | 74 | S76 | 110 | S10 |
| 3 | VDD | 39 | S42 | 75 | S77 | 111 | S9 |
| 4 | XOUT | 40 | S43 | 76 | S78 | 112 | S8 |
| 5 | OSCO | 41 | S44 | 77 | S79 | 113 | S7 |
| 6 | OSCI | 42 | S45 | 78 | S80 | 114 | S6 |
| 7 | RESET | 43 | S46 | 79 | S40 | 115 | S5 |
| 8 | TESTI | 44 | S47 | 80 | S39 | 116 | S4 |
| 9 | DLS | 45 | S48 | 81 | S38 | 117 | S3 |
| 10 | DS1 | 46 | S49 | 82 | S37 | 118 | S2 |
| 11 | DS0 | 47 | S50 | 83 | S36 | 119 | S1 |
| 12 | R, W ( $\overline{\mathrm{WR}})$ | 48 | S51 | 84 | S35 | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S52 | 85 | S34 | 121 | G23 |
| 14 | E ( $\overline{\mathrm{RD}}$ ), SCK | 50 | S53 | 86 | S33 | 122 | G22 |
| 15 | SI, SO | 51 | S54 | 87 | S32 | 123 | G21 |
| 16 | DB0 | 52 | S55 | 88 | S31 | 124 | G20 |
| 17 | DB1 | 53 | S56 | 89 | S30 | 125 | G19 |
| 18 | DB2 | 54 | S57 | 90 | S29 | 126 | G18 |
| 19 | DB3 | 55 | S58 | 91 | S28 | 127 | G17 |
| 20 | DB4 | 56 | S59 | 92 | S27 | 128 | G16 |
| 21 | DB5 | 57 | S60 | 93 | S26 | 129 | G15 |
| 22 | DB6 | 58 | S61 | 94 | S25 | 130 | G14 |
| 23 | DB7 | 59 | S62 | 95 | S24 | 131 | G13 |
| 24 | IM | 60 | S63 | 96 | S23 | 132 | G12 |
| 25 | MPU | 61 | S64 | 97 | S22 | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S65 | 98 | S21 | 134 | G10 |
| 27 | RL1 | 63 | S66 | 99 | S20 | 135 | G9 |
| 28 | RL2 | 64 | S67 | 100 | S19 | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S68 | 101 | S18 | 137 | G7 |
| 30 | LE | 66 | S69 | 102 | S17 | 138 | G6 |
| 31 | SDO | 67 | S70 | 103 | S16 | 139 | G5 |
| 32 | SLK | 68 | S71 | 104 | S15 | 140 | G4 |
| 33 | TESTO | 69 | S72 | 105 | S14 | 141 | G3 |
| 34 | LGND | 70 | S73 | 106 | S13 | 142 | G2 |
| 35 | PGND | 71 | S74 | 107 | S12 | 143 | G1 |
| 36 | VH | 72 | NC | 108 | S11 | 144 | NC |

Table 1-6. The Number Of Segment Pins 4

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S46 | 109 | NC |
| 2 | PGND | 38 | S80 | 74 | S45 | 110 | S10 |
| 3 | VDD | 39 | S79 | 75 | S44 | 111 | S9 |
| 4 | XOUT | 40 | S78 | 76 | S43 | 112 | S8 |
| 5 | OSCO | 41 | S77 | 77 | S42 | 113 | S7 |
| 6 | OSCI | 42 | S76 | 78 | S41 | 114 | S6 |
| 7 | RESET | 43 | S75 | 79 | S40 | 115 | S5 |
| 8 | TESTI | 44 | S74 | 80 | S39 | 116 | S4 |
| 9 | DLS | 45 | S73 | 81 | S38 | 117 | S3 |
| 10 | DS1 | 46 | S72 | 82 | S37 | 118 | S2 |
| 11 | DS0 | 47 | S71 | 83 | S36 | 119 | S1 |
| 12 | R, W ( $\overline{\mathrm{WR}})$ | 48 | S70 | 84 | S35 | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S69 | 85 | S34 | 121 | G23 |
| 14 | $E(\overline{R D}), S C K$ | 50 | S68 | 86 | S33 | 122 | G22 |
| 15 | SI, SO | 51 | S67 | 87 | S32 | 123 | G21 |
| 16 | DB0 | 52 | S66 | 88 | S31 | 124 | G20 |
| 17 | DB1 | 53 | S65 | 89 | S30 | 125 | G19 |
| 18 | DB2 | 54 | S64 | 90 | S29 | 126 | G18 |
| 19 | DB3 | 55 | S63 | 91 | S28 | 127 | G17 |
| 20 | DB4 | 56 | S62 | 92 | S27 | 128 | G16 |
| 21 | DB5 | 57 | S61 | 93 | S26 | 129 | G15 |
| 22 | DB6 | 58 | S60 | 94 | S25 | 130 | G14 |
| 23 | DB7 | 59 | S59 | 95 | S24 | 131 | G13 |
| 24 | IM | 60 | S58 | 96 | S23 | 132 | G12 |
| 25 | MPU | 61 | S57 | 97 | S22 | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S56 | 98 | S21 | 134 | G10 |
| 27 | RL1 | 63 | S55 | 99 | S20 | 135 | G9 |
| 28 | RL2 | 64 | S54 | 100 | S19 | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S53 | 101 | S18 | 137 | G7 |
| 30 | LE | 66 | S52 | 102 | S17 | 138 | G6 |
| 31 | SDO | 67 | S51 | 103 | S16 | 139 | G5 |
| 32 | SLK | 68 | S50 | 104 | S15 | 140 | G4 |
| 33 | TESTO | 69 | S49 | 105 | S14 | 141 | G3 |
| 34 | LGND | 70 | S48 | 106 | S13 | 142 | G2 |
| 35 | PGND | 71 | S47 | 107 | S12 | 143 | G1 |
| 36 | VH | 72 | NC | 108 | S11 | 144 | NC |

Table 1-7. Segment Setting: 1 Line Display ( $\mathrm{N}=0$ )

| RL1 | RL2 | Table No. |
| :---: | :---: | :---: |
| Don't care | 0 | Table 1-8 |
| Don't care | 1 | Table 1-9 |

Table 1-8. The Number Of Segment Pins 5

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S35 | 109 | NC |
| 2 | PGND | 38 | S1 | 74 | S36 | 110 | Don't use |
| 3 | VDD | 39 | S2 | 75 | S37 | 111 |  |
| 4 | XOUT | 40 | S3 | 76 | S38 | 112 |  |
| 5 | OSCO | 41 | S4 | 77 | S39 | 113 |  |
| 6 | OSCI | 42 | S5 | 78 | S40 | 114 |  |
| 7 | RESET | 43 | S6 | 79 | Don't use | 115 |  |
| 8 | TESTI | 44 | S7 | 80 |  | 116 |  |
| 9 | DLS | 45 | S8 | 81 |  | 117 |  |
| 10 | DS1 | 46 | S9 | 82 |  | 118 |  |
| 11 | DS0 | 47 | S10 | 83 |  | 119 | $\nabla$ |
| 12 | R, W ( $\overline{\mathrm{WR}})$ | 48 | S11 | 84 |  | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S12 | 85 |  | 121 | G23 |
| 14 | E ( $\overline{\mathrm{RD}}$ ), SCK | 50 | S13 | 86 |  | 122 | G22 |
| 15 | SI, SO | 51 | S14 | 87 |  | 123 | G21 |
| 16 | DB0 | 52 | S15 | 88 |  | 124 | G20 |
| 17 | DB1 | 53 | S16 | 89 |  | 125 | G19 |
| 18 | DB2 | 54 | S17 | 90 |  | 126 | G18 |
| 19 | DB3 | 55 | S18 | 91 |  | 127 | G17 |
| 20 | DB4 | 56 | S19 | 92 |  | 128 | G16 |
| 21 | DB5 | 57 | S20 | 93 |  | 129 | G15 |
| 22 | DB6 | 58 | S21 | 94 |  | 130 | G14 |
| 23 | DB7 | 59 | S22 | 95 |  | 131 | G13 |
| 24 | IM | 60 | S23 | 96 |  | 132 | G12 |
| 25 | MPU | 61 | S24 | 97 |  | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S25 | 98 |  | 134 | G10 |
| 27 | RL1 | 63 | S26 | 99 |  | 135 | G9 |
| 28 | RL2 | 64 | S27 | 100 |  | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S28 | 101 |  | 137 | G7 |
| 30 | LE | 66 | S29 | 102 |  | 138 | G6 |
| 31 | SDO | 67 | S30 | 103 |  | 139 | G5 |
| 32 | SLK | 68 | S31 | 104 |  | 140 | G4 |
| 33 | TESTO | 69 | S32 | 105 |  | 141 | G3 |
| 34 | LGND | 70 | S33 | 106 |  | 142 | G2 |
| 35 | PGND | 71 | S34 | 107 |  | 143 | G1 |
| 36 | VH | 72 | NC | 108 | $\nabla$ | 144 | NC |

Table 1-9. The Number Of Segment Pins 6

| No. | Name | No. | Name | No. | Name | No. | Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | VH | 37 | NC | 73 | S6 | 109 | NC |
| 2 | PGND | 38 | S40 | 74 | S5 | 110 | Don't use |
| 3 | VDD | 39 | S39 | 75 | S4 | 111 |  |
| 4 | XOUT | 40 | S38 | 76 | S3 | 112 |  |
| 5 | OSCO | 41 | S37 | 77 | S2 | 113 |  |
| 6 | OSCI | 42 | S36 | 78 | S1 | 114 |  |
| 7 | RESET | 43 | S35 | 79 | Don't use | 115 |  |
| 8 | TESTI | 44 | S34 | 80 |  | 116 |  |
| 9 | DLS | 45 | S33 | 81 |  | 117 |  |
| 10 | DS1 | 46 | S32 | 82 |  | 118 |  |
| 11 | DS0 | 47 | S31 | 83 |  | 119 | $\nabla$ |
| 12 | $\mathrm{R}, \mathrm{W}(\overline{\mathrm{WR}})$ | 48 | S30 | 84 |  | 120 | G24 |
| 13 | RS, $\overline{\text { ST }}$ | 49 | S29 | 85 |  | 121 | G23 |
| 14 | E ( $\overline{\mathrm{RD}})$, SCK | 50 | S28 | 86 |  | 122 | G22 |
| 15 | SI, SO | 51 | S27 | 87 |  | 123 | G21 |
| 16 | DB0 | 52 | S26 | 88 |  | 124 | G20 |
| 17 | DB1 | 53 | S25 | 89 |  | 125 | G19 |
| 18 | DB2 | 54 | S24 | 90 |  | 126 | G18 |
| 19 | DB3 | 55 | S23 | 91 |  | 127 | G17 |
| 20 | DB4 | 56 | S22 | 92 |  | 128 | G16 |
| 21 | DB5 | 57 | S21 | 93 |  | 129 | G15 |
| 22 | DB6 | 58 | S20 | 94 |  | 130 | G14 |
| 23 | DB7 | 59 | S19 | 95 |  | 131 | G13 |
| 24 | IM | 60 | S18 | 96 |  | 132 | G12 |
| 25 | MPU | 61 | S17 | 97 |  | 133 | G11 |
| 26 | $\overline{\mathrm{CS}}$ | 62 | S16 | 98 |  | 134 | G10 |
| 27 | RL1 | 63 | S15 | 99 |  | 135 | G9 |
| 28 | RL2 | 64 | S14 | 100 |  | 136 | G8 |
| 29 | $\overline{\mathrm{CL}}$ | 65 | S13 | 101 |  | 137 | G7 |
| 30 | LE | 66 | S12 | 102 |  | 138 | G6 |
| 31 | SDO | 67 | S11 | 103 |  | 139 | G5 |
| 32 | SLK | 68 | S10 | 104 |  | 140 | G4 |
| 33 | TESTO | 69 | S9 | 105 |  | 141 | G3 |
| 34 | LGND | 70 | S8 | 106 |  | 142 | G2 |
| 35 | PGND | 71 | S7 | 107 |  | 143 | G1 |
| 36 | VH | 72 | NC | 108 | $\nabla$ | 144 | NC |

## HT16528 Connect to VFD as Below Figure



## Approximate Internal Connections

(MPU) (RS, $\overline{\mathrm{ST}})(\overline{\mathrm{CS}})(\mathrm{DLS})(\mathrm{DSO})(\mathrm{DS} 1)$
$(\mathrm{IM})(\mathrm{RL} 1)(\mathrm{RL} 2)(\mathrm{TESTI})$

## Absolute Maximum Ratings

| Logic Supply Voltage ............... $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}$ | Driver Supply Voltage ................ $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{SS}}+88 \mathrm{~V}$ |
| :---: | :---: |
| Input Voltage.......................... $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ | Output Voltage ........................ $\mathrm{V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Driver Output Voltage........................ $\mathrm{V}_{\text {SS }}-0.3 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{H}}$ | Driver Output Current .................................... $\pm 50 \mathrm{~mA}$ |
| Driver Output Current (Total) ................. 500 (Est.) mA | Storage Temperature........................ $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Operating Temperature........................ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |  |
| Note: These are stress ratings only. Stresses exceedin cause substantial damage to the device. Functiona in the specification is not implied and prolonged exp | nge specified under "Absolute Maximum Ratings" may tion of this device at other conditions beyond those listed to extreme conditions may affect device reliability. |

D.C. Characteristics

Unless otherwise specified, $\mathrm{V}_{\mathrm{H}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{LGND}}=\mathrm{V}_{\mathrm{PGND}}=0 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{D D}$ | Conditions |  |  |  |  |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic Supply Voltage | - | - | 2.7 | 5.0 | 5.5 | V |
| $\mathrm{V}_{\mathrm{H}}$ | VFD Supply Voltage | - | - | 20 | - | 80 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Operating Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | No load, CPU Non-access | - | - | 1000 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Operating Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | No load | - | - | 500 | $\mu \mathrm{A}$ |
| ILOH | Hi-level Leakage Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | Logic except DB0~DB7, SI, SO, $\mathrm{V}_{\text {IN/OUT }}=\mathrm{V}_{\mathrm{DD}}$ | - | - | 1 | $\mu \mathrm{A}$ |
| Lol | Hi-level Leakage Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | Logic $\mathrm{V}_{\text {IN/OUT }}=\mathrm{V}_{\text {SS }}$ | - | - | -1 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ | Hi-level Input Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | TEST, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {DD }}$ | 5 | - | 500 | $\mu \mathrm{A}$ |
| IP | Pull-up MOS Current | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | DB0~DB7, SI, SO | 5 | 125 | 280 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH} 1}$ | "H" Input Voltage 1 | - | Except E, SCK, RESET, R, W (WR) | $0.7 \mathrm{~V}_{\text {DD }}$ | - | $V_{D D}$ | V |
| VIL1 | "L" Input Voltage 1 | - | $\begin{aligned} & \text { Except E,SCK, } \overline{\text { RESET, } R,} \\ & \mathrm{~W}(\overline{\mathrm{WR})} \end{aligned}$ | 0 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{IH} 2}$ | "H" Input Voltage 2 | - | E, SCK, $\overline{\mathrm{RESET}}, \mathrm{R}, \mathrm{W}(\overline{\mathrm{WR}})$ | $0.8 V_{\text {DD }}$ | - | $V_{D D}$ | V |
| $\mathrm{V}_{\text {IL2 }}$ | "L" Input Voltage 2 | - | E, SCK, $\overline{R E S E T}, \mathrm{R}, \mathrm{W}(\overline{\mathrm{WR}})$ | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Hi-level Output Voltage | 2.7V~5.5V | $\begin{aligned} & \mathrm{DB} 0 \sim \mathrm{DB} 7, \mathrm{SI}, \mathrm{SO}, \mathrm{SDO}, \mathrm{SLK}, \\ & \mathrm{LE}, \mathrm{CL}, \mathrm{I}_{\mathrm{OL} 1}=-0.1 \mathrm{~mA} \end{aligned}$ | $V_{D D}-0.5$ | - | $V_{D D}$ | V |
| V OL 1 | Low-level Output Voltage | 2.7V~5.5V | $\begin{aligned} & \text { DB0~DB7, SI,SO, SDO, SLK, } \\ & \text { LE, } \overline{\mathrm{CL}}, \mathrm{I}_{\mathrm{LL} 1}=0.1 \mathrm{~mA} \end{aligned}$ | 0 | - | $\mathrm{V}_{\mathrm{SS}}+0.5$ | V |
| $\mathrm{V}_{\mathrm{OH} 21}$ | Hi-level Output Voltage | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | S1~S80, $\mathrm{I}_{\mathrm{OH} 2}=-0.5 \mathrm{~mA}$ | 48 | - | - | V |
| $\mathrm{V}_{\mathrm{OH} 22}$ |  |  | $\mathrm{S} 1 \sim \mathrm{~S} 80, \mathrm{I}_{\mathrm{OH} 2}=-1 \mathrm{~mA}$ | 46 | - | - | V |
| $\mathrm{V}_{\mathrm{OH} 2 \mathrm{G}}$ |  |  | $\mathrm{G} 1 \sim \mathrm{G} 24, \mathrm{I}_{\mathrm{OH} 2}=-15 \mathrm{~mA}$ | 45 | - | - | V |
| $\mathrm{V}_{\text {OL2 }}$ | Low-level Output Voltage | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | S1~S80, G1~G24, $\mathrm{I}_{\mathrm{OL2} 2}=1 \mathrm{~mA}$ | - | - | 5 | V |

A.C. Characteristics

Unless otherwise specified, $\mathrm{V}_{\mathrm{H}}=50 \mathrm{~V}, \mathrm{~V}_{\mathrm{SS}}=\mathrm{V}_{\mathrm{LGND}}=\mathrm{V}_{\mathrm{PGND}}=0 \mathrm{~V}, \mathrm{Ta}=-40^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD | Conditions |  |  |  |  |
| fosc | Oscillation Frequency | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{R}_{\text {OSC }}=56 \mathrm{k} \Omega$ | 392 | 560 | 728 | kHz |
| $\mathrm{f}_{\mathrm{C}}$ | Oscillation Frequency | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | OSCI external clock | 350 | 560 | 750 | kHz |
| $\mathrm{t}_{\mathrm{R} 1}$ | Rise Time | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{S} 1 \sim \mathrm{~S} 80$ | - | - | 2.5 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{R} 2}$ |  | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{G} 1 \sim \mathrm{G} 24$ | - | - | 0.25 | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{F}}$ | Fall Time | 2.7V $\sim 5.5 \mathrm{~V}$ | $\begin{aligned} & \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{~S} 1 \sim \mathrm{~S} 80, \\ & \mathrm{G} 1 \sim \mathrm{G} 24 \end{aligned}$ | - | - | 2 | $\mu \mathrm{S}$ |

## Switching Timing

$\mathrm{Sn}, \mathrm{Gn}$


Timing Conditions 1 for M68-Type for Parallel Mode, Write
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD | Conditions |  |  |  |  |
| $\mathrm{t}_{\text {cycle }}$ | Enable Cycle Time | 4.5V~5.5V | $E \uparrow \rightarrow E \uparrow$ | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 1000 | - | - | ns |
| PW ${ }_{\text {EH }}$ | Enable Pulse Width High | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | E | 230 | - | - | ns |
|  |  | 2.7V~4.5V |  | 450 | - | - | ns |
| PW ${ }_{\text {EL }}$ | Enable Pulse Width Low | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | E | 230 | - | - | ns |
|  |  | 2.7V~4.5V |  | 450 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | ((RS), (R, W), ( (CS)) — (E) Setup Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{RS}, \mathrm{R}, \mathrm{W}, \mathrm{CS} \rightarrow \mathrm{E} \uparrow$ | 20 | - | - | ns |
|  |  | 2.7V~4.5V |  | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | ((RS), (R, W)) - (E) Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{E} \downarrow \rightarrow \mathrm{RS}, \mathrm{R}, \mathrm{W}$ | 10 | - | - | ns |
|  |  | 2.7V~4.5V |  | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | $(\overline{C S})$ - (E) Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{E} \downarrow \rightarrow \mathrm{CS}$ | 20 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 40 | - | - | ns |
| $t_{\text {DS }}$ | Write Data Setup Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | Data $\rightarrow \mathrm{E} \uparrow$ | 80 | - | - | ns |
|  |  | 2.7V~4.5V |  | 195 | - | - | ns |
| $t_{\text {DH }}$ | Write Data Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $E \downarrow \rightarrow$ Data | 10 | - | - | ns |
|  |  | 2.7V~4.5V |  | 10 | - | - | ns |
| twre | Reset Pulse Width | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | - | 500 | - | - | ns |
|  |  | 2.7V~4.5V |  | 500 | - | - | ns |

M68-Type for Parallel Mode, Read
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | VDD | Conditions |  |  |  |  |
| $\mathrm{t}_{\text {CyCLE }}$ | Enable Cycle Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $E \uparrow \rightarrow E \uparrow$ | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 1000 | - | - | ns |
| PW ${ }_{\text {EH }}$ | Enable Pulse Width High | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | E | 230 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 450 | - | - | ns |
| PWEL | Enable Pulse Width Low | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | E | 230 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 450 | - | - | ns |
| $\mathrm{t}_{\text {AS }}$ | ((RS), (R, W), ( $\overline{\mathrm{CS}})$ ) - (E) Setup Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{RS}, \mathrm{R}, \mathrm{W}, \mathrm{CS} \rightarrow \mathrm{E} \uparrow$ | 20 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 60 | - | - | ns |
| $\mathrm{t}_{\mathrm{AH}}$ | ((RS), (R, W)) - (E) Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{E} \downarrow \rightarrow \mathrm{RS}, \mathrm{R}, \mathrm{W}$ | 10 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 30 | - | - | ns |
| $\mathrm{t}_{\mathrm{CH}}$ | $(\overline{C S})$ - (E) Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $E \downarrow \rightarrow$ CS | 20 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 40 | - | - | ns |
| $t_{\text {D }}$ | Read Data Setup Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | Data $\rightarrow \mathrm{E} \uparrow$ | - | - | 160 | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | - | - | 360 | ns |
| $\mathrm{t}_{\mathrm{DHr}}$ | Read Data Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{E} \downarrow \rightarrow$ Data | 5 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 5 | - | - | ns |

Parallel Mode (M68 Input)


Parallel Mode (M68 Output)


Note: The input signal rising time and falling time ( $\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{r}}$ ) is specified at 15 ns or less.
All timing is specified using $20 \%$ and $80 \%$ of $V_{D D}$ as the reference.
$\mathrm{PW}_{\mathrm{EH}}$ is specified as the overlap between $\overline{\mathrm{CS}}$ being L and E .

Timing Conditions 2 for i80-Type, Parallel Mode
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{DD}}$ | Conditions |  |  |  |  |
| $\mathrm{t}_{\text {RH8 }}$ | RS Hold Time | 4.5V~5.5V | RS | 10 | - | - | ns |
|  |  | 2.7V~4.5V |  | 20 | - | - | ns |
| $\mathrm{t}_{\mathrm{CH} 8}$ | $\overline{\mathrm{CS}}$ Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\overline{\mathrm{CS}}$ | 20 | - | - | ns |
|  |  | 2.7V~4.5V |  | 40 | - | - | ns |
| $\mathrm{t}_{\text {RS8 }}$ | RS, $\overline{\mathrm{CS}}$ Setup Time | 4.5V~5.5V | RS, $\overline{C S}$ | 10 | - | - | ns |
|  |  | 2.7V~4.5V |  | 30 | - | - | ns |
| $\mathrm{t}_{\mathrm{CYC8}}$ | System Cycle Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ |  | 200 | - | - | ns |
|  |  | 2.7V~4.5V |  | 600 | - | - | ns |
| $\mathrm{t}_{\text {cclw }}$ | Control "L" Pulse Width ( $\overline{\mathrm{WR}}$ ) | 4.5V~5.5V | $\overline{W R}$ | 30 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 50 | - | - | ns |
| $\mathrm{t}_{\text {CCLR }}$ | Control "L" Pulse Width ( $\overline{\mathrm{RD}}$ ) | 4.5V~5.5V | $\overline{\mathrm{RD}}$ | 70 | - | - | ns |
|  |  | 2.7V~4.5V |  | 200 | - | - | ns |
| $\mathrm{t}_{\text {cchw }}$ | Control "H" Pulse Width ( $\overline{\mathrm{WR}}$ ) | 4.5V~5.5V | $\overline{\mathrm{WR}}$ | 100 | - | - | ns |
|  |  | 2.7V~4.5V |  | 200 | - | - | ns |
| $\mathrm{t}_{\mathrm{CCHR}}$ | Control "H" Pulse Width ( $\overline{\mathrm{RD}}$ ) | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\overline{\mathrm{RD}}$ | 100 | - | - | ns |
|  |  | 2.7V~4.5V |  | 200 | - | - | ns |
| $\mathrm{t}_{\text {DS8 }}$ | Data Setup Time | 4.5V~5.5V | DB0~DB7 | 30 | - | - | ns |
|  |  | 2.7V~4.5V |  | 60 | - | - | ns |
| $\mathrm{t}_{\text {DH8 }}$ | Data Hold Time | 4.5V~5.5V | DB0~DB7 | 10 | - | - | ns |
|  |  | 2.7V~4.5V |  | 20 | - | - | ns |
| $\mathrm{t}_{\text {ACC8 }}$ | RD Access Time | 4.5V~5.5V | DB0~DB7, $\mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}$ | - | - | 70 | ns |
|  |  | 2.7V~4.5V |  | - | - | 140 | ns |
| $\mathrm{t}_{\mathrm{OH} 8}$ | Output Disable Time | 4.5V~5.5V | DB0~DB7, $C_{L}=100 \mathrm{pF}$ | 5 | - | - | ns |
|  |  | 2.7V~4.5V |  | 5 | - | - | ns |
| twre | Reset Pulse Width | 4.5V~5.5V | - | 500 | - | - | ns |
|  |  | 2.7V~4.5V |  | 500 | - | - | ns |

Parallel Mode (i80)


Note: The input signal rising time and falling time $\left(\mathrm{t}_{\mathrm{f}}, \mathrm{t}_{\mathrm{r}}\right)$ is specified at 15 ns or less.
All timing is specified using $20 \%$ and $80 \%$ of $V_{D D}$ as the reference.
$t_{C C L W}$ and $t_{C C L R}$ are specified as the overlap between $\overline{C S}$ as $L$ and $\overline{W R}$ and $\overline{R D}$ at the $L$ level.
Timing Conditions 3 for Serial Mode $\quad \mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {DD }}$ | Conditions |  |  |  |  |
| $\mathrm{t}_{\mathrm{CYK}}$ | Shift Clock Cycle | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | SCK | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 1000 | - | - | ns |
| $t_{\text {WHK }}$ | High-level Shift Clock Pulse Width | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | SCK | 200 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 300 | - | - | ns |
| $\mathrm{t}_{\text {WLK }}$ | Low-level Shift Clock Pulse Width | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | SCK | 200 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 300 | - | - | ns |
| $\mathrm{t}_{\text {HStBK }}$ | Shift Clock Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | STD $\downarrow \rightarrow$ SCK $\downarrow$ | 100 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 150 | - | - | ns |
| $t_{D S}$ | Data Setup Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | Data $\rightarrow$ SCK $\uparrow$ | 100 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 150 | - | - | ns |
| $t_{\text {DK }}$ | Data Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | SCK $\uparrow \rightarrow$ Data | 100 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 150 | - | - | ns |
| $\mathrm{t}_{\text {DKSTB }}$ | $\overline{\text { ST Hold Time }}$ | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $\mathrm{SCK} \uparrow \rightarrow \overline{\mathrm{ST}} \uparrow$ | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 750 | - | - | ns |
| $t_{\text {wstb }}$ | $\overline{\text { ST Pulse Width }}$ | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ |  | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 750 | - | - | ns |
| ${ }^{\text {W WAIT }}$ | Wait Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 8th CLK $\uparrow \rightarrow 1$ st CLK $\downarrow$ | 1 | - | - | $\mu \mathrm{s}$ |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 1 | - | - | $\mu \mathrm{s}$ |
| todo | Output Data Delay Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | ST $\downarrow \rightarrow$ Data | - | - | 150 | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | - | - | 300 | ns |


| Symbol | Parameter | Test Conditions |  | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{\text {DD }}$ | Conditions |  |  |  |  |
| todi | Output Data Hold Time | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | SCK $\uparrow \rightarrow$ Data | 5 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 5 | - | - | ns |
| twre | Reset Pulse Width | $4.5 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | - | 500 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \sim 4.5 \mathrm{~V}$ |  | 500 | - | - | ns |

## Serial Mode (Input)



Note: The input rise time and fall time ( $t_{R}, t_{F}$ ) is specified at 15 ns or less.
All timing is specified using $20 \%$ and $80 \%$ of $V_{D D}$ as the reference.

Serial Mode (Output)


AC Measurement Point


Timing Condition for interface: M68, i80 and Serial Power On Reset
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Symbol | Parameter | VDD | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RES }}$ | Resetting Time | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 100 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {trDD }}$ | VDD Rising Time | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {OFF1 }}$ | VDD OFF Width | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 1 | - | - | ms |
| $\mathrm{t}_{\text {OFF2 }}$ | VDD OFF Width | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 500 | - | - | ns |



RESET Timing

| Symbol | Parameter | V $_{\text {DD }}$ | Min. | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {RSTD }}$ | Delay Time After Reset | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 100 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{R}$ | Reset Rising Time | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 1 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {RST1 }}$ | RST/Pulse Width Low | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 1 | - | - | ms |
| $\mathrm{t}_{\text {RST2 }}$ | RST/Pulse Width Low | $2.7 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | 500 | - | - | ns |



## Power Supply Connection Sequence

- Connect the PGND and LGND externally to have an equal potential voltage
- To avoid faulty connection, turn on the driver power supply $\left(\mathrm{V}_{\mathrm{H}}\right)$ after turning on the logic power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$. Then turn off the logic power supply $\left(\mathrm{V}_{\mathrm{DD}}\right)$ after turning off the driver power supply $\left(\mathrm{V}_{\mathrm{H}}\right)$.
- If the power connection sequence recommended by Holtek is not followed, there's a possibility that the internal logic transistors may be damaged.



## Functional Description

## CPU Interface

HT16528 have 4 or 8-bit parallel interface or serial interface. These modes are selected by IM pin.

- $\mid \mathrm{M}=$ =" 0 ": Serial mode
- IM="1": Parallel mode

| CPU Interface Table |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{I M}$ | $\overline{\mathbf{C S}}$ | $\mathbf{R S}, \overline{\mathbf{S T}}$ | $\mathbf{E}(\overline{\mathrm{RD}}), \mathbf{S C K}$ | $\mathbf{R}, \mathbf{W}(\overline{\mathbf{W R}})$ | MPU | SI, SO | DB0~DB7 |
| 0 | $\overline{\mathrm{CS}}$ | $\overline{\mathrm{ST}}$ | SCK | Note | Note | SI, SO | Note |
| 1 | $\overline{\mathrm{CS}}$ | RS | $\mathrm{E}(\overline{\mathrm{RD}})$ | $\mathrm{R}, \mathrm{W}(\overline{\mathrm{WR}})$ | MPU | Note | DB0~DB7 |

Note: Keep this pin Hi or Lo.

## Registers (IR, DR)

The HT16528 has two 8-bit registers, namely, an instruction register (IR) and a data register (DR). The IR register stores instruction code such as display clear and cursor shift. It also contains address information for display data RAM (DDRAM) and character generator RAM (CGRAM). The IR can only be written from the MPU. The DR temporarily stores data to be written into or read from the DDRAM or CGRAM. Data written into the DR from the MPU is automatically written into the DDRAM or CGRAM by internal operation. The DR is also used for data storage when reading data from the DDRAM or CGRAM. When the address information is written into the IR, data is read and then stored into the DR from the DDRAM or CGRAM by internal operation. Data transfer between the MPU is completed when the MPU reads the DR. After the read, data in DDRAM or CGRAM at the next address is sent to the DR for the next read from the MPU. These two registers can be selected by the register selector (RS) signal, (Refer to CPU Interface table).

|  |  |  |  | Registers (IR, DR) Table |  |  |
| :---: | :---: | :---: | :---: | :--- | :---: | :---: |
| Common | M68 | $\mathbf{i 8 0}$ |  | Register Selection |  |  |
| RS | R, W | $\overline{\mathbf{R D}}$ | $\overline{\text { WR }}$ |  |  |  |
| 0 | 0 | 1 | 0 |  |  |  |
| 0 | 1 | 0 | 1 | Read data to be busy flag (DB7) and address counter (DB6~DB0) |  |  |
| 1 | 0 | 1 | 0 | Write DR data (DR $\rightarrow$ DDRAM, CGRAM) |  |  |
| 1 | 1 | 0 | 1 | Read DR data (DDRAM, CGRAM $\rightarrow$ DR) |  |  |

## Busy Flag (Read BF Flag)

Busy flag data (DB7) is always output as " 0 ".

## Address Counter (AC)

The Address counter (AC) assigns address to both DDRAM and CGRAM. When an instruction address is written into the $I R$, the address information is sent from the IR to the AC.

Selection of either DDRAM or CGRAM is also determined concurrently by the instruction. After writing into (or read from) the DDRAM or CGRAM, the AC is automatically incremented by 1 (or decremented by 1 ). The cursor position are then output to DB0~DB6 when RS=0 and R, W=1 (Refer to Registers (IR, DR) Table).

## Display Data RAM (DDRAM)

The Display data RAM (DDRAM) stores display data represented in 8-bit character codes. Its extended capacity is $80 \times 8$ bits or 80 characters. The area in the DDRAM that is not used for display can be used as general data RAM. Refer to DDRAM address table for the relationships between DDRAM address and positions on the VFD.

The DDRAM address (ADD) is set in the address counter (AC) as hexadecimal.

| DDRAM Address Table |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Order Bits | Low Order Bits |  |  |  |  |  |  |  |
| AC6 |  |  |  | AC5 | AC4 | AC3 |  |  |
| Hexadecimal |  | AC2 | AC1 | AC0 |  |  |  |  |

Example: DDRAM address "3FH"

| 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |

- 1-line display ( $\mathrm{N}=0$ )


## Display Position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | 79 | 80 |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM Address | 00 | 01 | 02 | 03 | 04 | 05 |  | 4 E | 4 F |

(Hexadecimal)
When there are fewer than 80 display characters, the display begins at the head position. For example, if using only one HT16528, 24 characters are displayed. When display shift operation is performed, the DDRAMaddress shifts as shown in the following table.

Example: 1-line by 24-character Display Table
Display Position


- 2-line display ( $\mathrm{N}=1$ )

Display Position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | 39 | 40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DDRAM Address | 00 | 01 | 02 | 03 | 04 | 05 | 26 | 27 |
| (Hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 | 66 | 67 |

When the number of display character is less than $40 \times 2$ lines, the 2 lines are displayed from the head. The first line end address and the second line start address are not consecutive.
For example, if using only one HT16528, 24 characters $\times 2$ lines are displayed. When display shift operation is performed, the DDRAM address shifts as shown in the following table.

Example: 2-line by 24-character Display Table
Display Position

| (Digit) | 1 | 2 | 3 | 4 | 5 | 6 | 23 |  | 24 |  |
| ---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DDRAM Address | 00 | 01 | 02 | 03 | 04 | 05 |  | 16 | 17 |
|  | (Hexadecimal) | 40 | 41 | 42 | 43 | 44 | 45 |  | 56 |  |


|  | For Shift Left | 01 | 02 | 03 | 04 | 05 | 06 |  | 17 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 41 | 42 | 43 | 44 | 45 | 46 |  | 57 | 58 |

For Shift Right

| 27 | 00 | 01 | 02 | 03 | 04 |  | 15 | 16 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 67 | 40 | 41 | 42 | 43 | 44 |  | 55 | 56 |

- 40 Characters $\times 2$ line display

The DDRAM stores the character code of each character being displayed on the VFD. Valid DDRAMaddresses are 00 H to 27 H and 40 H to 67 H . The DDRAMnot used for display characters can be used as general purpose RAM. The tables below show the relationship between the DDRAMaddress and the character position on the VFD display shift as shown in the following table.

Example: 2-line by 40-character Display Table
Display Position


|  | For Shift Left | 01 | 02 | 03 | 04 |  | 17 | 18 | 19 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 41 | 42 | 43 | 44 |  | 57 | 58 | 59 |  | 27 |


| For Shift Right | 27 | 00 | 01 | 02 | 15 | 16 | 17 | 25 | 26 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 67 | 40 | 41 | 42 | 55 | 56 | 57 | 65 | 66 |
|  | HT16528 Display |  |  |  |  |  | Extension Driver Display |  |  |

- Character Generator ROM (CGROM)
- CGROM for generating character patterns of $5 \times 8$ dots from 8 -bit character codes, generates 240 type of character patterns.
- The character codes are shown on the following page.
- Character codes 00H to 0FH are allocated to the CGRAM


Character Code Table 1 (ROM Code: 001)


Character Code Table 2 (ROM Code: 002)


Character Code Table 3 (ROM code: 003)

HT16528

## Character Generator RAM (CGRAM)

The CGRAM stores the pixel information (1=pixel on, $0=$ pixel off) for the eight user-define $5 \times 8$ characters. Valid CGRAM addresses are 00 H to 3FH. CGRAM not used to defined characters can be used as general purpose RAM. Character codes $00 \mathrm{H} \sim 07 \mathrm{H}$ (or $08 \mathrm{H} \sim 0 \mathrm{FH}$ ) are assigned to the user-defined characters (see section 5.0 character font tables). The table below shows the relationship between the character codes, CGRAM addresses, and CGRAM data for each user-defined character

Relationship between CGRAM address and character code (DDRAM) and $5 \times 7$ (with cursor) dot character patterns (CGRAM)


Note: " X " means don't care
Character code bits 0~2 correspond to CGRAM address bits 3~5 (3 bits: 8 types)
CGRAM address bits 0~2 designate character pattern line position. The 8th line is the cursor position and its display is formed by a logical OR with the cursor. Maintain the 8th line data, corresponding to the cursor display position at 0 as the cursor display. If the 8th line data is 1 , 1 bit will light up the 8th line regardless of the cursor presence.

Character pattern row position corresponds to CGRAM data bits 0~4 (bit 4 being at the left).
CGRAM character patterns are selected when character code bits 4~7 are all 0 . However, since character code bit 3 has no effect, the " H " display example above can be selected by either character code 00 H or 08 H .

1 for CGRAM data corresponds to display selection and 0 to non selection.

## Timing Generation Circuit

Timing generation circuit generates timing signals for the operation of internal circuit such as DDRAM, CGRAM and CGROM. The RAM reads the timing for display and the internal operation timing by MPU access are generated separately to avoid interfering with each other. Therefore, when writing data to DDRAM, for example, there will be no undesirable interference, such as flickering, in areas other than the display area.

## VFD Driver Circuit

VFD driver circuit consists of 24 grid signal drivers and 80 segment signal drivers. When the character font and number of digits are selected by hardware (DS0, DS1) at power on, the required grid signal drivers automatically output drive waveforms, while the other grid signal driver continue to output non-selection waveforms.

Sending serial data is latched when the display data character pattern corresponds to the last address of the display data RAM (DDRAM).

Since serial data is latched when the display data character pattern corresponds to the starting address enters the internal shift register, the HT16528 drives from the head display.

## Cursor/Blink Control Circuit

Cursor/blink control circuit generates the cursor or character blinking. The cursor or the blinking will appear with the digit located at the display data RAM (DDRAM) address set in the address counter (AC).

For example, when the address counter is 08 H , the cursor position is displayed at DDRAM address 08 H .


Cursor/Blink Control Table

Display position


1-line Display

Display position


## 2-line Display

Note: The cursor or blinking appears when the address counter (AC) selects the character generator RAM (CGRAM). However, the cursor and blinking become meaningless when the cursor or blinking is displayed in the meaningless position when AC is a CGRAM address.

## Interface With CPU Mode

- Parallel Data Transfer M68 (IM=1, MPU=1)

This IC can interface (data transfer) with the CPU in 4 or 8 bits in M68 interface.
However, the internal registers consist of 8 bits. Using the DB4 to DB7 twice must perform data transfer in 4 bits. When using 4-bit parallel data transfer, DB0 to DB3 pins remain Hi or Low. The transfer order is initially from the higher 4 bits (D4 to D7) then followed by the lower 4 bits (D0 to D3).
BF checks are performed before transferring the higher 4 bits. BF checks are not required before transferring the lower 4 bits.

- 4-bit data transfer (M68)

RS


R, W


E



$\square$




- 8-bit data transfer (M68)

RS $\qquad$




## Parallel mode for $\mathbf{i 8 0}$ (IM=1, MPU=0)

When setting "IM=1, MPU=0", i80 is selected. In the HT16528, each time data is sent from the MPU, a type of pipeline process between LSIs is performed through the bus holder attached to internal data bus.
8 -bit or 4-bit mode can be selected for i80 interface. However, the internal registers consist of 8 bits. DB4 to DB7 must be used twice for performing data transfer in 4-bit mode. When using 4-bit parallel data transfer, DB0 to DB3 pins remain Hi or Low. The transfer order is started from the higher 4 bits (D4 to D7) then followed by the lower 4 bits (D0 to D3).

There is a certain restriction in the read sequence of this display data RAM. Please be advised that data of the specified address is not generated by the read instruction issued immediately after the address setup. This data is generated in data read for the second time. Thus, a dummy read is required whenever the address setup or write cycle operation is selected. This relationship is shown in the following figure.

- 4-bit data transfer (i80)

RS $\qquad$


DB


DBs
DBs


DB.


- 8-bit data transfer (i80)



## Serial Mode

In the synchronous serial interface mode, instructions and data are sent between the host and the module using 8-bit bytes. Two bytes are required per read/write cycle and are transmitted MSB first. The start byte contains 5 high bits, the Read/Write (R/W) control bit, the Register Select (RS) control bit, and a low bit. The subsequent byte contains the instruction/data bits. The R/W bit determines whether the cycle is a read (high) or a write (low) cycle. The RS bit is used to identify the second byte as an instruction (low) or data (high).
This mode uses the strobe ( $\overline{\mathrm{ST}}$ ) control signal, Serial Clock (SCK) input, and Serial I/O (SI/SO) line to transfer information. In a write cycle, bits are clocked into the module on the rising edge of SCK. In a read cycle, bits in the start byte are clocked into the module on the rising edge of SCK. After a minimum wait time, each bit in the instruction/data byte can be read from the module after each falling edge of SCK. Each read/write cycle begins on the falling edge of $\overline{\mathrm{ST}}$ and ends on the rising edge. To be a valid read/write cycle, the $\overline{\text { ST must go high at the end of the cycle. }}$

Data Write


Data Read


Commands

| Instruction | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DBO | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clear display | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clear all display, and sets the DDRAM address at 00 H . |
| Cursor home | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | x | Sets the DDRAM address at 00 H . Also returns the display shifted to the original position. The DDRAM contents remain unchanged. |
| Entry mode set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Sets the cursor direction and specifies the display shift. These operations are performed during writing/reading data. |
| Display On/Off | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Sets all display ON/OFF(D), cursor ON/OFF(C), cursor blink of character position (B). |
| Cursor or display shift | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | x | x | Shifts display or cursor, while keeping the DDRAM contents. |
| Function | 0 | 0 | 0 | 0 | 1 | DL | N | x | BR1 | BRO | Sets data length (in parallel data transfer) and Number of line |
| CGRAM address set | 0 | 0 | 0 | 1 | ACG |  |  |  |  |  | Sets the address of the CGRAM. After that, data of the DDRAM is transferred. |
| DDRAM address set | 0 | 0 | 1 | ADD |  |  |  |  |  |  | Sets the address of the DDRAM. After that, data of the DDRAM is transferred. |
| Read busy flag \& address | 0 | 1 | $B F=0$ | ACC |  |  |  |  |  |  | Reads the busy flag (BF) and the address counter. BF is output as " 0 " always. |
| Write data to CGRAM or DDRAM | 1 | 0 | Write data |  |  |  |  |  |  |  | Writes data into the CGRAM of the DDRAM. |
| Read data from CGRAM or DDRAM | 1 | 1 | Read DRdata |  |  |  |  |  |  |  | Reads data from the CGRAM or DDRAM. |

Note: $\quad I / D=1$ : Increment, $I / D=0$ : Decrement
$\mathrm{S}=1$ : Display shift enable, $\mathrm{S}=0$ : Cursor shift enable
$S / C=1$ : Display shift, $S / C=0$ : Cursor shift
R/L=1: Right shift, R/L=0: Left shift
DL=1: 8bit, DL=0: 4bit
BR1, BR0 $=(00: 100 \%),(01: 75 \%),(10: 50 \%),(11: 25 \%)$
" X ": Don't care
ACG: CGRAM address
ADD: DDRAM address
ACC: Address counter
DDRAM: Display Data RAM
CGRAM: Character Generator RAM

## Clear Display

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

The instruction:

- Fills all locations in the display data RAM (DDRAM) with 20H (Blank character).
- Clears the contents of the address counter (ACC) to 00H.
- Sets display for zero character shifts (returns to original position).
- Sets the address counter to point to the display data RAM (DDRAM).
- If cursor is displayed, move cursor to the left most character in the top line (upper line).
- Sets address counter (ACC) to increment on each access to DDRAM or CGRAM.

When resetting

| DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

## Cursor Home

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X |

Note: " $x$ " don't care
The instruction:

- Clears the contents of the address counter (ACC) to 00H.
- Sets the address counter to point to the display data RAM (DDRAM).
- Sets display for zero character shifts (returns to original position).
- If cursor is displayed, move cursor to the left most character in the top line (upper line).

Entry Mode

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S |

This instruction selects whether the cursor position increments or decrements after each DDRAM or CGRAM access and determines the direction the information on the display shifts after each DDRAM write. The instruction also enables or disables display shifts after each DDRAM write (information on the display does not shift after a DDRAM read or CGRAM access). The DDRAM, CGRAM, and cursor position are not affected by this instruction.
$I / D=0$ : The AC decrements after each DDRAM or CGRAM access.
If $S=1$, the information on the display shifts to the right by one character position after each DDRAM write.
$I / D=1$ : The AC increments after each DDRAM or CGRAM access.
If $S=1$, the information on the display shifts to the left by one character position after each DDRAM write.
$\mathrm{S}=0$ : $\quad$ The display shift function is disabled.
$S=1$ : The display shift function is enabled.

| Cursor Move and Display Shift by the Entry Mode Set |  |  |  |
| :---: | :---: | :--- | :---: |
| I/D | $\mathbf{S}$ | After Writing DDRAM Data | After Reading DDRAM Data |
| 0 | 0 | Cursor moves one character to the left. | Cursor moves one character to the right. |
| 1 | 0 | Cursor moves one character to the right. | Cursor moves one character to the right. |
| 0 | 1 | Display shifts one character to the right without cursor movements. | Cursor moves one character to the left. |
| 1 | 1 | Display shifts one character to the left without cursor movements. | Cursor moves one character to the right. |

When resetting

| DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |

Display ON/OFF

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $D$ | C | B |

This instruction selects whether the display and cursor are on or off and selects whether or not the character at the current cursor position blinks. The DDRAM, CGRAM, and cursor position are not affected by this instruction.

- $D=0$ : The display is off (display blank).
- $D=1$ : The display is on (contents of the DDRAM is displayed).
- $\mathrm{C}=0$ : The cursor is off.
- $\mathrm{C}=1$ : The cursor is on (8th rows of pixels).
- $\mathrm{B}=0$ : The blinking character function is disabled.
- $B=1$ : The blinking character function is enabled

Note: A character with all pixels on will alternate with the character displayed at the current cursor position at a 1 Hz rate with a $50 \%$ duty cycle.


Cursor or Display Shift

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | X | X |

Note: "x" don't care
This instruction shifts the display and/or moves the cursor to the left or right, without reading or writing to the DDRAM.
"S/C" bit selects movement of the cursor or movement of both cursor and display.

- $S / C=1$ : Shift both cursor and display.
- $S / C=0$ : Shift only the cursor.
"R/L" bit selects whether moving the direction to the left or right of the display and/or cursor.
- $R / L=1$ : Shift one character right.
- $R / L=0$ : Shift one character left.

| Cursor or Display Shift |  |  |  |
| :---: | :---: | :--- | :--- |
| S/C | R/L | Cursor Position | Information on the Display |
| 0 | 0 | Decrements by one (left) | No change |
| 0 | 1 | Increments by one (right) | No change |
| 1 | 0 | Decrements by one (left) | Shifts on character position to the left |
| 1 | 1 | Increments by one (right) | Shifts on character position to the right |

## Function Set

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 0 | 1 | DL | N | X | BR1 | BR0 |

Note: "x" don't care
This instruction sets the width of the data bus for the parallel interface modes, the number of display lines, and the luminance level (brightness) of the VFD. DDRAM, CGRAM, and cursor position are not affected by this instruction.

- $D L=0$ : Sets the data bus width for the parallel interface modes to 4-bit (DB7~DB4).
- $\mathrm{DL=1}$ : Sets the data bus width for the parallel interface modes to 8-bit (DB7~DB0).
- $N=0$ : Sets the number of display lines to 1 (this setting is not recommended, using segment output S1~S40, S41~S80 fixed to Low level).
- $N=1$ : Sets the number of display lines to 2 (using segment output S1~S80).

BR1, BR0 flag is brightness control for the VFD to modulate the pulse width of the segment output as follows.
$t_{D S P} \cong 200 \mu \mathrm{~s}, \mathrm{t}_{\mathrm{BLK}} \cong 10 \mu \mathrm{~s}$

| BR1 | BR0 | Brightness | $\mathbf{t}_{\mathbf{P}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | $100 \%$ | $\mathrm{t}_{\mathrm{DSP} \times 1.00}$ |
| 0 | 1 | $75 \%$ | $\mathrm{t}_{\mathrm{DSP}} \times 0.75$ |
| 1 | 0 | $50 \%$ | $\mathrm{t}_{\mathrm{DSP}} \times 0.50$ |
| 1 | 1 | $25 \%$ | $\mathrm{t}_{\mathrm{DSP}} \times 0.25$ |



Note: " n " means number of grid, $\mathrm{T}=\mathrm{nx}\left(\mathrm{t}_{\mathrm{DSP}}+\mathrm{t}_{\mathrm{BLK}}\right)$

When resetting

| DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |

CGRAM Address Set

|  | RS | R, W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 0 | 0 | 1 | A | A | A | A | A | A |

This instruction places the 6-bit CGRAM address specified by DB5~DB0 into the cursor position. Subsequent data writes (reads) will be to (from) the CGRAM. The DDRAM and CGRAM contents are not affected by this instruction.

When resetting: Don't care.

HT16528

DDRAM Address Set

|  | RS | R,W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Code | 0 | 0 | 1 | A | A | A | A | A | A | A |
|  |  |  |  |  |  |  |  |  |  |  |  |

This instruction places the 7-bit DDRAM address specified by DB6~DB0 into the cursor position. Subsequent data writes (reads) will be to (from) the DDRAM. The DDRAM and CGRAM contents are not affected by this instruction.

| Valid DDRAM Address Ranges |  |  |
| :---: | :---: | :---: |
|  | Number of Character | Address Range |
| 1st line | 40 | $00 \mathrm{H} \sim 27 \mathrm{H}$ |
| 2nd line | 40 | $40 \mathrm{H} \sim 67 \mathrm{H}$ |

When resetting: Don't care.

## Read Busy Flag and Address

|  | RS | R,W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 0 | 1 | BF | A | A | A | A | A | A | A |

This instruction reads the Busy Flag (BF)* and the value of address counter in binary "AAAAAAA". This address counter is used by the CGRAM and DDRAM addresses, its value is determined by the previous instruction. The address counter contents are the same as for instructions "CGRAM address set" and "DDRAM address set".

Note: "*" means the Busy Flag (BF) always outputs a "0".
Write Data to the CGRAM or DDRAM

|  | RS | R,W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 1 | 0 | D | D | D | D | D | D | D | D |

This instruction writes the 8-bit data byte on DB7~DB0 into the DDRAM or CGRAM location addressed by the cursor position. The most recent DDRAM or CGRAM Address Set instruction determines whether the write is to the DDRAM or CGRAM. This instruction also increments or decrements the cursor position and shifts the display according to the I/D and $S$ bits set by the Entry Mode Set instruction.

Read Data from CGRAM or DDRAM

|  | RS | R,W | DB7 | DB6 | DB5 | DB4 | DB3 | DB2 | DB1 | DB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Code | 1 | 0 | D | D | D | D | D | D | D | D |

This instruction reads the 8-bit data byte from the DDRAM or CGRAM location addressed by the cursor position on DB7~DB0. The most recent DDRAM or CGRAM Address Set instruction determines whether the read is from the DDRAM or CGRAM. This instruction also increments or decrements the cursor position and shifts the display according to the I/D and S bits set by the Entry Mode Set instruction. Before sending this instruction, a DDRAM or CGRAM Address Set instruction should be executed to set the cursor position to the desired DDRAM or CGRAM address to be read.

After reading one data, the value of the address is automatically increased or decreased by 1 according to the selection by "Entry mode".

Note: The Address counter is automatically increased or decreased by 1 after a data write instruction to the CGRAM or DDRAM are executed. But at this moment the data to be pointed to by the address counter cannot be read if a data read instruction is executed. Therefore, to read data correctly, executing an address set instruction or cursor shift instruction (the only case of a DDRAM data read) just before reading, or reading the second data in case of reading data continuously by executing a read data instruction.

## Power ON Reset

After a power-on reset, the module is initialize to the following conditions:

- All DDRAM locations are set to 20 H (character code for a space).
- The cursor position is set to DDRAM address 00 H
- The relationship between DDRAM addresses and character positions on the VFD is set to the non-shifted position.
- Entry Mode Set instruction bits:

I/D=1: The cursor position increments after each DDRAM or CGRAM access.
If $S=1$, the information on the display shifts to the left by one character position after each DDRAM write.
$\mathrm{S}=0$ : The display shift function is disabled.

- Display On/Off Control instruction bits:
$D=0$ : The display is off (display blank).
$\mathrm{C}=0$ : The cursor is off.
$B=0$ : The blinking character function is disabled.
- Function Set instruction bits:

DL=1: Sets the data bus width for the parallel interface modes to 8 bits (DB7~DB0).
$N=1$ : Number of display lines is set to 2.
$B R 1, B R 0=0,0$ : Sets the luminance level to $100 \%$.

- MPU interface, duty ratio selection are based on the following table.

| Relationship between Status of HT16528 and Pin Selection at Power on Reset |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Pin Name |  |  |  | Function | Remark |
| TEST | IM | DS1 | DS0 |  |  |
| 1 | x | X | X | Self test mode | This is effective on aging. |
| 0 or open | 0 | x | x | Serial interface | SI, SO, SCK, $\overline{\text { ST }}$ |
| 0 or open | 1 | x | x | Parallel interface | RS, E, R, W, DB7~DB4 or DB7~DB0 |
| 0 or open | x | 0 | 0 | Duty $=1 / 16$ (16C $\times 1$ or 2L display) |  |
| 0 or open | X | 0 | 1 | Duty $=1 / 20$ (20C $\times 1$ or 2L display) | It's not necessary to use the extension driver. The number of line is selected by instruction. |
| 0 or open | x | 1 | 0 | Duty $=1 / 24$ (24C $\times 1$ or 2L display) |  |
| 0 or open | X | 1 | 1 | Duty $=1 / 40$ (40C $\times 1$ or 2L display) | Extension driver should be used. <br> The number of line is selected by instruction. |

Example (8-bit Data Parallel, Data Increment Mode)


Initialization Sequence \& Data Set
Initialization Programming Example \& Data Set (M68 series MPU)

| RS | R, W | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power On |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | x | 0 | 1 | Function Set Data length: 8 bits Display line number: 2 lines VFD Brightness: 75\% |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | CGRAM address set to 00H |
| 1 | 0 | x | x | x | D | D | D | D | D | Write data to CGRAM 64 bytes (8 characters) |
|  |  | x | x | x | D | D | D | D | D |  |
|  |  | 1 | 1 | 1 | I | \| | I | I | I |  |
|  |  | x | x | x | D | D | D | D | D |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | DDRAM address set to 00 H |
| 1 | 0 | D | D | D | D | D | D | D | D | Write data to DDRAM 80 bytes (80 characters) |
|  |  | D | D | D | D | D | D | D | D |  |
|  |  | I | I | I | I | \| | I | 1 | I |  |
|  |  | D | D | D | D | D | D | D | D |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | Display ON/OFF <br> Display ON, cursor OFF, cursor blink OFF |

## Application Circuits





Note: The VH value depends on the fluorescent display tube used. Adjust the value of the constants R1 and ZD to the power supply voltage used.

Rosc $=56 \mathrm{k} \Omega$ for oscillator resistor.

## Package Information

144-pin LQFP ( $20 \mathrm{~mm} \times 20 \mathrm{~mm}$ ) Outline Dimensions


| Symbol | Dimensions in inch |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | 0.862 | - | 0.870 |
| B | 0.783 | - | 0.791 |
| C | 0.862 | - | 0.870 |
| D | 0.783 | - | 0.791 |
| E | - | 0.020 | - |
| F | - | 0.008 | - |
| G | 0.053 | - | 0.057 |
| H | - | - | 0.063 |
| J | - | 0.004 | - |
| K | 0.004 | - | 0.030 |
| $\alpha$ | $0^{\circ}$ | - | 0.008 |


| Symbol | Dimensions in mm |  |  |
| :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. |
| A | 21.90 | - | 22.10 |
| B | 19.90 | - | 20.10 |
| C | 21.90 | - | 22.10 |
| D | 19.90 | - | 20.10 |
| E | - | 0.50 | - |
| F | - | 0.20 | - |
| G | - | - | 1.45 |
| H | - | - | 1.60 |
| J | 0.45 | -10 | - |
| K | 0.10 | - | 0.75 |
| $\alpha$ | $0^{\circ}$ | - | 0.20 |

## Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan
Tel: 886-3-563-1999
Fax: 886-3-563-1189
http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)
4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan
Tel: 886-2-2655-7070
Fax: 886-2-2655-7373
Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)
5F, Unit A, Productivity Building, No. 5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057
Tel: 86-755-8616-9908, 86-755-8616-9308
Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)
46729 Fremont Blvd., Fremont, CA 94538
Tel: 1-510-252-9880
Fax: 1-510-252-9885
http://www.holtek.com

## Copyright © 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

