## features

- Wide Input Range: 3.2V to 40V
- Four 1A Outputs
- 100\% Duty Cycle Operation
- Resistor-Programmed Constant Frequency
- Short-Circuit Robust
- Wide SYNC Range: 250 kHz to 2.2 MHz
- Anti-Phase Switching Reduces Ripple
- 800 mV FB Voltage
- Independent Run/Soft-Start Pins
- Shutdown with UVLO
- Internal Compensation
- Thermal Shutdown
- Tiny 28 -Lead ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) Thermally Enhanced QFN Package


## APPLICATIONS

- Automotive Battery Regulation
- Industrial Control Supplies
- Wall Transformer Regulation
- Distributed Supply Regulation


## Quad 40V/1A Step-Down Switching Regulator with 100\% Duty Cycle Operation DESCRIPTION

The LT®3504 consists of four 1A output current buck regulators. The LT3504 has a wide operating input range of 3.2 V to 40 V . An on-chip boost regulator allows each channel to operate up to $100 \%$ duty cycle and eliminates the need for four external charge pump circuits. The LT3504 is designed to minimize external component count and results in a simple and small application circuit.
The LT3504 operates robustly in fault conditions. Cycle-by-cycle peak current limit and catch diode current limit sensing protect the part during overload conditions. Thermal shutdown protects the power switches at elevated temperatures. Soft-start helps keep the peak inductor current under control during startup.
The LT3504 also features output voltage tracking and sequencing, programmable frequency, programmable undervoltage lockout, and a power good pin to indicate when all outputs are in regulation.
$\boldsymbol{\mathcal { O }}$, LT, LTC, LTM, Linear Technology, the Linear logo and Burst Mode are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION

Quad Buck Regulator in $4 \times 5$ QFN


LT3504 Start-Up and Shutdown
Waveform. $\mathrm{V}_{\text {IN }}$ (Top Trace) Is Ramped from OV Up to 8 V and Then Back Down to OV. The Other Four Traces Are the Output Voltages of All Four Channels

ABSOLUTE MAXIMUM RATIOGS
(Note 1)
EN/UVLO Pin ..... 40V
EN/UVLO Pin Above VIN Pin ..... 5 V
$V_{\text {IN }}$ Pin ..... 40V
SKY Pin ..... 46V
SW5 Pin ..... 47V
RUN/SS Pins ..... 6 V
FB Pins ..... 6 V
RT/SYNC Pin ..... 6V
PG Pin ..... 25 V
Operating Junction Temperature Range (Notes 2, 8)
LT3504EUFD

$\qquad$
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
LT3504IUFD $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
PIn CONFIGURATIOn

## pIn CONfiGurATIOn

| TOP VIEW |  |  |
| :---: | :---: | :---: |
|  |  |  |
|  |  | FB2 |
| DA2 | -1] $\sqrt{22}$ |  |
|  | 2〕 - ----- | FB3 |
| DA3 | -3! | FB1 |
| SW3 |  | FB4 |
| SW1 | 5! GND !18 | GND |
| DA1 | 6- | RT/SYNC |
| SW4 | (7! | EN/UVLO |
| DA4 | -8] [15 | RUN/SS3 |
|  |  |  |
|  |  |  |
| 28-LEAD ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) PLASTIC QFN |  |  |
| EXPOSED PAD (PIN 29) IS GND, MUST BE SOLDERED TO PCB |  |  |

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LT3504EUFD\#PBF | LT3504EUFD\#TRPBF | 3504 | 28 -Lead $(4 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| LT3504IUFD\#PBF | LT3504IUFD\#TRPBF | 3504 | 28 -Lead $(4 \mathrm{~mm} \times 5 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges.
Consult LTC Marketing for information on non-standard lead based finish parts.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

## ELECTRACA CHARACTERSTACS The • denotes the specifications which apply over the full operating

 temperature range, otherwise specifications are at $T_{A}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=12 \mathrm{~V}$ unless otherwise noted.| SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EN/UVLO Threshold Voltage | Rising | $\bullet$ | 1.2 | 1.44 | 1.6 | V |
| EN/UVLO Threshold Voltage Hysteresis |  |  |  | 110 |  | mV |
| EN/UVLO Threshold Current Hysteresis | $\mathrm{V}_{\text {EN/UVLO }}=$ Measured Rising Threshold -50 mV (Note 3) |  |  | 1.3 |  | $\mu \mathrm{A}$ |
| Internal $\mathrm{V}_{\text {IN }}$ Undervoltage Lockout |  |  | 2.4 | 2.9 | 3.2 | V |
| Quiescent Current ( $\mathrm{V}_{\text {IN }}$ ) in Shutdown | $\mathrm{V}_{\text {EN/UVLO }}=0 \mathrm{~V}$ |  |  | 0.01 | 2 | $\mu \mathrm{A}$ |
| Quiescent Current (V1N) | $V_{\text {En/UVLO }}=1 \mathrm{~V}$ (Note 4) |  |  | 4 | 10 | $\mu \mathrm{A}$ |
| Quiescent Current (V1N) | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} / \mathrm{UVLO}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{RUN} / \mathrm{SS}(1,2,3,4)}=\text { Open, } \\ & \mathrm{V}_{\mathrm{FB}(1,2,3,4)}=0.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{SKY}}=17 \mathrm{~V} \end{aligned}$ |  |  | 2.7 |  | mA |
| Quiescent Current (SKY) | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} / \mathrm{ULLO}}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{RUN} / \mathrm{SS}(1,2,3,4)}=\text { Open, } \\ & \mathrm{V}_{\mathrm{FB}(1,2,3,4)}=0.9 \mathrm{~V}, \mathrm{~V}_{\mathrm{SKY}}=17 \mathrm{~V} \end{aligned}$ |  |  | 4.4 |  | mA |

ELECTRICAL CHARACTERISTICS The o denotes the spesifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{V}_{I N}=12 \mathrm{~V}$ unless otherwise noted.

| SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RUN/SS Pin Source Current | $\mathrm{V}_{\text {RUN/SS }}=0 \mathrm{~V}$ |  |  | 1.3 |  | $\mu \mathrm{A}$ |
| RUN/SS Pin Threshold for Switching | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | 50 | 100 |  | mV |
| Feedback Voltage |  | $\bullet$ | $\begin{aligned} & 790 \\ & 784 \end{aligned}$ | $\begin{aligned} & \hline 800 \\ & 800 \end{aligned}$ | $\begin{aligned} & 810 \\ & 816 \end{aligned}$ | mV mV |
| FB Pin Current | $\mathrm{V}_{\mathrm{FB}}=$ Measured $\mathrm{V}_{\text {FB }}$ (Note 5) | $\bullet$ |  | 15 | 150 | nA |
| Reference Line Regulation | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ to 40V |  |  | -0.015 |  | \%/V |
| SKY Pin Current | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 27 | 40 | mA |
| SKY Voltage above V ${ }_{\text {IN }}$ Voltage | $\mathrm{V}_{\text {SKY }}-\mathrm{V}_{\text {IN }}$ |  |  | 4.85 |  | V |
| Switching Frequency | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=6.34 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=18.2 \mathrm{k} \\ & \mathrm{R}_{\mathrm{T}}=100 \mathrm{k} \end{aligned}$ | $\stackrel{\bullet}{\bullet}$ | $\begin{gathered} 1.8 \\ 0.85 \\ 200 \end{gathered}$ | $\begin{gathered} 2.1 \\ 1 \\ 250 \end{gathered}$ | $\begin{gathered} 2.4 \\ 1.15 \\ 300 \end{gathered}$ | MHz <br> MHz <br> kHz |
| Switching Phase | $\mathrm{R}_{\mathrm{T}}=18.2 \mathrm{k}$ |  | 150 | 180 | 210 | Deg |
| SYNC Threshold Voltage |  |  | 0.9 |  | 1.6 | V |
| SYNC Input Frequency |  |  | 0.25 |  | 2.2 | MHz |
| Switch Current Limit (SW1,2,3,4) | (Note 6) |  | 1.45 | 1.75 | 2.1 | A |
| Switch V CESAT (SW1,2,3,4) | $\mathrm{I}_{\text {SW }}=1 \mathrm{~A}$ |  |  | 400 |  | mV |
| Switch Leakage Current (SW1,2,3,4) |  |  |  | 0.1 | 2 | $\mu \mathrm{A}$ |
| Catch Diode Current Limit (SW1,2,3,4) | $\begin{aligned} & \mathrm{FB}=0 \mathrm{~V} \\ & \mathrm{FB}=0.7 \mathrm{~V} \end{aligned}$ |  | $\begin{aligned} & 0.92 \\ & 1.15 \end{aligned}$ | $\begin{aligned} & 1.15 \\ & 1.45 \end{aligned}$ | $\begin{aligned} & 1.33 \\ & 1.67 \end{aligned}$ | A |
| Switch Current Limit (SW5) | (Note 6) |  | 220 | 320 |  | mA |
| Switch V CESAT (SW5) | $\mathrm{ISW}_{\text {W }}=200 \mathrm{~mA}$ |  |  | 230 |  | mV |
| Switch Leakage Current (SW5) |  |  |  | 0.1 | 2 | $\mu \mathrm{A}$ |
| Boost Diode Current Limit (SW5) | $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ |  | 350 | 450 |  | mA |
| PG Threshold Offset | $V_{\text {FB }}$ Rising |  | 65 | 90 | 125 | mV |
| PG Hysteresis | $V_{\text {FB }}$ Rising - $\mathrm{V}_{\text {FB }}$ Falling |  |  | 35 |  | mV |
| PG Voltage Output Low | $I_{P G}=250 \mu \mathrm{~A}$ |  |  | 180 | 300 | mV |
| PG Pin Leakage | $V_{P G}=2 \mathrm{~V}$ |  |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: The LT3504EUF is guaranteed to meet performance specifications from $0^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ junction temperature. Specifications over the $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT3504IUF is guaranteed over the full $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ operating junction temperature range.

Note 3: Current flows into pin.
Note 4: Quiescent current $\left(\mathrm{V}_{\text {IN }}\right)$ is measured at $\mathrm{V}_{\text {EN/UVLO }}=1 \mathrm{~V}$
Note 5: Current flows out of pin.
Note 6: Current limit is guaranteed by design and/or correlation to static test. Slope compensation reduces current limit at higher duty cycles.
Note 7: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed $125^{\circ} \mathrm{C}$ when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

TYPICAL PERFORMANCE CHARACTERISTICS $T_{A}=5^{\circ} \mathrm{C}$, unless olterwise noled.


3504 G01

Efficiency, $\mathrm{f}=1 \mathrm{MHz}$


3504 G02


3504 G05

Efficiency, $\mathrm{f}=1 \mathrm{MHz}$


Efficiency, $\mathrm{f}=1 \mathrm{MHz}$

$3504 G 06$

EN/UVLO Pin Current


## TYPICAL PGRFORMANCE CHARACTERISTICS $T_{A}=25^{\circ}$, unless otherwise noted.



3504 G10


## Switching Frequency

vs Temperature


RUN/SS vs FB Voltage


3504 G12


3504 G15


Switch Current Limit


Switch Voltage Drop,


## TYPICAL PERFORMANCE CHARACTERISTICS



3504 G19


Operating Waveforms,
Discontinuous Mode


IOUT1,2,3,4 $=40 \mathrm{~mA}$
$V_{\text {OUT1,2,3,4 }}=5 \mathrm{~V}$

Minimum On-Time


3504 G20

## Power Good Threshold



Operating Waveforms, Continuous Mode


IOUT1,2,3,4 $=0.5 \mathrm{~A}$
$V_{\text {OUT1, } 2,3,4}=5 \mathrm{~V}$

## PIN FUNCTIONS

DA (Pins 1, 3, 6, 8): Return the Schottky catch diode anode to the diode anode (DA) pin. An internal comparator senses the diode current and prevents switching when the diode current is higher than the DA pin current limit.
SW (Pins 2, 4, 5, 7): The SW pins are the output of the internal power switches. Connect each SW pin to an inductor and Schottky catch diode cathode.
$\mathbf{V}_{\text {IN }}$ (Pins $\left.9,11,26,28\right)$ : The $\mathrm{V}_{\text {IN }}$ pins supply current to the LT3504's internal regulator and to the internal power switches. The $\mathrm{V}_{\text {IN }}$ pins should be tied together and locally bypassed with a capacitor to ground, preferably to pins 10 and 27.

GND (Pins 10, 18, 27, Exposed Pad Pin 29): Tie the GND pins to a local ground plane below the LT3504 and the circuit components. The exposed pad must be soldered to the PCB and electrically connected to ground. Use a large ground plane and thermal vias to optimize thermal performance.
RUN/SS (Pins 12, 13, 14, 15): The RUN/SS pins are used to soft start each channel and to allow each channel to track other outputs. Output tracking is implemented by connecting a resistor divider to this pin from the tracked output. For softstart, tie a capacitor from this pinto ground. An internal $1.3 \mu \mathrm{~A}$ soft-start current charges the capacitor to create a voltage ramp at the pin. Each channel can be individually shut down by pulling RUN/SS below 0.1 V .

EN/UVLO (Pin 16): The EN/UVLO pin is used to start up the internal regulator to power the reference and oscillator. It also starts up the internal boost regulator. Pull the EN/UVLO pin below 1.44 V to shut down the LT3504. The LT3504 will draw less than $10 \mu A$ of current from the $\mathrm{V}_{\text {IN }}$ pin when EN/UVLO is less than 1.44 V . Pull EN/UVLO pin below 0.7 V to put the LT3504 in a state where the part draws $0 \mu \mathrm{~A}$ from the $\mathrm{V}_{\text {IN }}$ pin. The threshold can function as an accurate undervoltage lockout (UVLO), preventing the regulator from operating until the input voltage has reached the programmed level. Do not drive the EN/UVLO pin more than 5 V above $\mathrm{V}_{\mathrm{IN}}$.

RT/SYNC (Pin 17): Set the switching frequency of the LT3504 by tying an external resistor from this pin to ground. Select the value of the programming resistor $\left(\mathrm{R}_{\mathrm{T}}\right)$ according to Table 1 in the Applications Information section. The RT/SYNC pin is also used to synchronize the internal oscillator of the LT3504 to an external signal. The synchronization (sync) signal is directly logical compatible and can be driven by any signal with pulse width greater than 50 ns . The synchronization range is from 250 kHz to 2.2 MHz .

FB (Pins 19, 20, 21, 22): Each feedback pin is regulated to 800 mV . Connect the feedback resistor divider to this pin. The output voltage is programmed according to the following equation:

$$
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\mathrm{~V}_{0 U T}}{0.8 \mathrm{~V}}-1\right)
$$

where R1 connects between OUT and FB, and R2 connects between FB and GND. A good value for R2 is $10 \mathrm{k} \Omega$.
PG (Pin 23): The Power Good pin is the open collector output of an internal comparator. PG remains low until all FB pins are greater than 710 mV . If not in use, this pin can be left unconnected. The PG comparator is disabled in shutdown.

SW5 (Pin 24): The SW5 pin is an open collector of an internal boost regulator power switch. This power switch generates the drive voltage 4.85 V above the input voltage $\left(V_{\text {IN }}\right)$, to drive the internal buck regulator power switches. Connect an inductor from this pin to the $\mathrm{V}_{\text {IN }}$ pin.
SKY (Pin 25): The SKY pin is the output of an integrated power Schottky diode and is the source of drive voltage to the internal buck regulator power switches. Connect a $1 \mu \mathrm{~F}$ capacitor from this pin to the $\mathrm{V}_{\text {IN }}$ pin. Do not drive this pin with an external voltage source. Do not draw current from this pin with an external component.

## LT3504

## bLOCK DIAGRAM



## OPERATION

A comparator starts the reference when the EN/UVLO pin rises above the 1.44 V rising threshold. Other comparators prevent switching when the input voltage is below 2.9 V or the die temperature is above $175^{\circ} \mathrm{C}$. When the EN/UVLO is above 1.44 V , the input voltage is above 3.2 V , and the temperature is below $175^{\circ} \mathrm{C}$, the boost regulator begins switching and charges the SKY capacitor to 5 V above $\mathrm{V}_{\text {IN }}$. When the SKY voltage is less than 4.5 V above $\mathrm{V}_{\text {IN }}$, the RUN/SS pins and $V_{C}$ nodes are actively pulled low to prevent the buck regulators from switching.

The boost regulator (Channel 5) consists of an internal 0.4A power switch (Q5), an internal power Schottky diode (D5), and the necessary logic and other control circuitry to drive the switch. The switch current is monitored to enforce cycle-by-cycle current limit. The diode current is monitored to prevent inductor current runaway during transient conditions. An error amplifier servos the SKY voltage to 4.85 V above $\mathrm{V}_{\text {IN }}$. A comparator detects when the SKY voltage is 4.5 V above $\mathrm{V}_{\mathrm{IN}}$ and allows the buck regulators to begin switching.

The oscillator produces two antiphase clock signals running at $50 \%$ duty cycle. Channels 1,3 and 5 run antiphase to Channels 2 and 4 . The oscillator can be programmed by connecting a single resistor from RT/SYNC to ground, or by applying an external clock signal to RT/SYNC. A sync detect circuit distinguishes between the type of input. Tying a resistor to GND directly sets the bias current of the oscillator. The sync signal is converted to a current to set the bias current of the oscillator.

The oscillator enables an $\mathrm{R}_{\mathrm{S}}$ flip-flop, turning on the internal 1.7A power switch Q1. An amplifier and comparator monitor the current flowing between the $\mathrm{V}_{\mathrm{IN}}$ and SW
pins, turning the switch off when this current reaches a level determined by the voltage at the $\mathrm{V}_{\mathrm{C}}$ node. A second comparator enforces a catch diode current limit to prevent inductor current runaway during transient conditions. An error amplifier measures the output voltage through an external resistor tied to the FB pin and servos the $V_{C}$ node. If the error amplifier's output increases, more current is delivered to the output; if it decreases, less current is delivered. A clamp on the $\mathrm{V}_{\mathrm{C}}$ pin provides switch current limit. Each buck regulator switch driver operates by drawing current from the SKY pin. Regulating the SKY pin to 4.85 V above the $\mathrm{V}_{\text {IN }}$ pin voltage is necessary to fully saturate the bipolar power switch for efficient operation.
Soft-start is implemented by generating a voltage ramp at the RUN/SS pin. An internal $1.3 \mu$ A current source pulls the RUN/SS pin up to 2.1V. Connecting a capacitor from the RUN/SS pin to ground programs the rate of the voltage ramp on the RUN/SS pin. A voltage follower circuit with a 0.1V offset connected from the RUN/SS pin to the RAMP node prevents switching until the voltage at the RUN/SS pin increases above 0.1V. When the voltage at the RAMP node is less than 0.9 V , the error amplifier servos the FB voltage to the RAMP node voltage. When the RAMP node voltage increases above 0.9 V , then the error amplifier servos the FB voltage to 0.8V. Additionally, a current amplifier reduces the catch diode current limit when the FB voltage is below 0.8 V to limit the inductor current during startup.
Each individual buck regulator can be placed in shutdown by pulling the respective RUN/SS pin below 0.1 V . The EN/ UVLO pin can be pulled low (below a $\mathrm{V}_{\mathrm{BE}}$ ) to place the entire part in shutdown, disconnecting the outputs and reducing the input current to less than $2 \mu \mathrm{~A}$.

## APPLICATIONS INFORMATION

FB Resistor Network

The output voltage is programmed with a resistor divider connected from the output and the FB pin. Choose the 1\% resistor according to:

$$
\mathrm{R} 1=\mathrm{R} 2 \cdot\left(\frac{\mathrm{~V}_{\text {OUT }}}{0.8 \mathrm{~V}}-1\right)
$$

A good value for R 2 is $10 \mathrm{k} \Omega$, R 2 should not exceed $20 \mathrm{k} \Omega$ to avoid bias current error.

## Input Voltage Range

The input voltage range for LT3504 applications depends on the output voltage and on the absolute maximum rating of the $V_{\text {IN }}$ pin.

The minimum input voltage to regulate the output generally has to be at least 400 mV greater than the greatest programmed output voltage. The only exception is when the largest programmed output voltage is less than 2.8 V . In this case the minimum input voltage is 3.2 V .

The absolute maximum input voltage of the LT3504 is 40 V and the part will regulate output voltages as long as the input voltage remains less than or equal to 40 V . However for constant-frequency operation (no pulseskipping) the maximum input voltage is determined by the minimum on-time of the LT3504 and the programmed switching frequency. The minimum on-time is the shortest period of time that it takes the switch to turn on and off.

Therefore the maximum input voltage to operate without pulse skipping is:

$$
V_{\text {IN(PS })}=\left[\left(V_{O U T}+V_{D}\right) /\left(f_{S W} \bullet t_{O N(M I N)}\right)\right]+V_{S W}-V_{D}
$$ where:

- $\mathrm{V}_{\text {IN(PS) }}$ is the maximum input voltage to operate in constant frequency operation without skipping pulses.
- $V_{\text {OUT }}$ is the programmed output voltage
- $\mathrm{V}_{S W}$ is the switch voltage drop, at $\mathrm{I}_{0 U T}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{SW}}=$ 0.4 V
- $V_{D}$ is the catch diode forward voltage drop, for an appropriately sized diode, $\mathrm{V}_{\mathrm{D}}=0.4 \mathrm{~V}$
- $\mathrm{f}_{\mathrm{s} w}$ is the programmed switching frequency
- $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}$ is the minimum on-time, worst-case over temperature $=110 \mathrm{~ns}\left(\right.$ at $\left.\mathrm{T}=125^{\circ} \mathrm{C}\right)$
At input voltages that exceed $\mathrm{V}_{\operatorname{IN}(\mathrm{PS})}$ the part will continue to regulate the output voltage up to 40 V . However the part will skip pulses (see Figure 1) resulting in unwanted harmonics, increased output voltage ripple, and increased peak inductor current. Provided that the inductor does not saturate and that the switch current remains below 2A, operation above $\mathrm{V}_{\text {IN(PS) }}$ is safe and will not damage the part. For a more detailed discussion on minimum on-time and pulse-skipping, refer to the Applications Information section of the LT3505 data sheet.


Figure 1b.The LT3504 Operating in Pulse-Skipping Mode (Above $\mathrm{V}_{\text {IN }(P S)}$ ), $\mathrm{V}_{\text {IN }}=27 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}$, fsw $^{\text {S }}=2 \mathrm{MHz}$, $\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})}=74 \mathrm{~ns}$ at $\mathrm{T}=25^{\circ} \mathrm{C}$

## APPLICATIONS INFORMATION

## Frequency Selection

The maximum frequency that the LT3504 can be programmed to is 2.5 MHz . The minimum frequency is 250 kHz . The switching frequency can be programmed in two ways. The first method is by tying a $1 \%$ resistor $\left(\mathrm{R}_{\mathrm{T}}\right)$ from the RT/SYNC pin to ground. Table 1 can be used to select the value of $R_{T}$. The second method is to synchronize (sync) the internal oscillator to an external clock. The external clock must have a minimum amplitude from 0 V to 1.5 V and a minimum pulse-width of 50 ns .

Table 1. RT/SYNC Pin Resistance to Program Oscillator Frequency

| FREQUENCY (MHz) | RT/SYNC PIN RESISTANCE (kß) |
| :---: | :---: |
| 0.20 | 140 |
| 0.3 | 82.5 |
| 0.4 | 56.2 |
| 0.5 | 43.2 |
| 0.6 | 34.8 |
| 0.7 | 28.0 |
| 0.8 | 23.7 |
| 0.9 | 20.5 |
| 1.0 | 18.2 |
| 1.1 | 16.9 |
| 1.2 | 14.7 |
| 1.3 | 13.0 |
| 1.4 | 11.5 |
| 1.5 | 10.7 |
| 1.6 | 9.76 |
| 1.7 | 8.66 |
| 1.8 | 8.06 |
| 1.9 | 7.32 |
| 2.0 | 6.81 |
| 2.1 | 6.34 |
| 2.2 | 6.04 |
| 2.3 | 5.62 |
| 2.4 | 5.36 |
| 2.5 | 4.99 |
|  |  |

In certain applications, the LT3504 may be required to be alive and switching for a period of time before it begins to receive a sync signal. If the sync signal is in a high impedance state when it is inactive then the solution is to
simply tie an $R_{T}$ resistor from the RT/SYNC pin to ground (Figure2). The sync signal should be capable of driving the $\mathrm{R}_{\top}$ resistor. If the sync signal is in a low impedance state or an unknown state when it is inactive, then the solution is to tie the $R_{T}$ resistor from the RT/SYNC pin to ground and then to drive the RT/SYNC pin with the sync signal through a 1 nF capacitor as shown in Figure 3.


Figure 2. Driving the RT/SYNC Pin From a Port That Is in a High Impedance State When it Is Inactive


Figure 3. Driving the RT/SYNC Pin from a Port That Is in a Low Impedance State When it Is Inactive

## BOOST Regulator and SKY Pin Considerations

The on-chip boost regulator generates the SKY voltage to be 4.85 V above $\mathrm{V}_{\mathrm{IN}}$. The SKY voltage is the source of drive current for the buck regulators which is used to fully saturate the power switch. The boost regulator requires two external components: an inductor and a capacitor.
A good first choice for an inductor is given by:

$$
L=\frac{20.5 \mu \mathrm{H}}{f}
$$

where f is in MHz .
Thus, for a 250 kHz programmed switching frequency, a good first choice for an inductor value is $82 \mu \mathrm{H}$. For a 2.5 MHz programmed switching frequency, a good first

## APPLICATIONS InFORMATION

choice for an inductor value is $8.2 \mu \mathrm{H}$. These values will ensure that each buck regulator will have sufficient drive current to saturate the power switch in all applications and under all operating conditions.

Auser desiring a lower inductor current value can calculate their optimum inductor size based on their output current requirements. Each buck regulator instantaneously requires 20 mA from the SKY pin per 1 A of switch current. The average current that each buck regulator draws from the SKY pin is 20 mA multiplied by the duty cycle. So if all four buck regulators run at $100 \%$ duty cycle with each channel supplying 1 A of output current, then the SKY pin should be able to source 80 mA . However if each channel runs at $50 \%$ duty cycle then the SKY pin only has to source 40 mA . Alternatively if each channel runs at $100 \%$ duty cycle but the output current requirement is 0.5 A per channel instead of 1 A , then again the SKY pin only has to source 40 mA . To summarize, the SKY pin output current requirement is calculated from the following equation:

$$
\mathrm{I}_{\text {SKY }}=\frac{\binom{\mathrm{I}_{\text {OUT } 1} \cdot \mathrm{~V}_{\text {OUT } 1}+\mathrm{I}_{\text {OUT } 2} \cdot \mathrm{~V}_{\text {OUT } 2}+}{\mathrm{I}_{\text {OUT } 3} \cdot \mathrm{~V}_{\text {OUT3 } 3}+\mathrm{I}_{\text {OUT } 4} \cdot \mathrm{~V}_{\text {OUT } 4}}}{50 \cdot \mathrm{~V}_{\text {IN }}}
$$

where I IOUTX is the desired output current from Channel $\mathrm{X}, \mathrm{V}_{\text {OUTX }}$ is the programmed output voltage of Channel X , and $V_{\text {IN }}$ is input voltage.
Once the SKY pin output current requirement is determined, the inductor value can be calculated based on the maximum tolerable inductor current ripple from the following equation:

$$
\mathrm{L}=\frac{\mathrm{V}_{\mathrm{IN}} \cdot \mathrm{DC5}}{2 \cdot \mathrm{f}_{\mathrm{SW}} \cdot\left[0.3 \cdot(1-0.25 \cdot \mathrm{DC5})-\mathrm{I}_{\mathrm{SKY}}\right]}
$$

where $\mathrm{f}_{\mathrm{SW}}$ is the programmed switching frequency and DC5 is the boost regulator duty cycle, given by: DC5 = $5 \mathrm{~V} /\left(\mathrm{V}_{\text {IN }}+5 \mathrm{~V}\right)$.
For a 1 MHz application, with $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT1 }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT2 }}$ $=3.3 \mathrm{~V}, \mathrm{~V}_{\text {OUT3 }}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT4 }}=1.8 \mathrm{~V}$, and all channels supplying 1A of output current, the required SKY pin current is 47 mA and the inductor value is $6 \mu \mathrm{H}$.

## Soft-Start/Tracking

The RUN/SS pin can be used to soft-start the corresponding channel, reducing the maximum input current during start-up. The RUN/SS pin is pulled up through a $1 \mu$ A current source to about 2.1V. A capacitor can be tied to the pin to create a voltage ramp at this pin. The buck regulator will not switch while the RUN/SS pin voltage is less than 0.1 V . As the RUN/SS pin voltage increases above 0.1 V , the channel will begin switching and the FB pin voltage will track the RUN/SS pin voltage (offset by 0.1 V ), until the RUN/SS pin voltage is greater than $0.8 \mathrm{~V}+0.1 \mathrm{~V}$. At this point the output voltage will be at $100 \%$ of it's programmed value and the FB pin voltage will cease to track the RUN/SS pin voltage and remain at 0.8 V (the RUN/SS pin will continue ramping up to about 2.1 V with no effect on the output voltage). The ramp rate can be tailored so that the peak start up current can be reduced to the current that is required to regulate the output, with little overshoot. Figure 4 shows the start-up waveforms with and without a soft-start capacitor ( $C_{S S}$ ) on the RUN/SS pin.


Figure 4a. Inductor Current Waveform During Start-Up without a Soft-Start Capacitor


Figure 4b. Inductor Current Waveform During Start-Up with a 1 nF Soft-Start Capacitor ( $\mathrm{C}_{\mathrm{ss}}$ )

## APPLICATIONS INFORMATION

## Undervoltage Lockout

The LT3504 prevents switching when the input voltage decreases below 3V. Alternatively, the EN/UVLO pin can be used to program an undervoltage lockout at input voltages exceeding 3 V by tapping a resistor divider from $\mathrm{V}_{\text {IN }}$ to $\mathrm{EN} /$ UVLO as shown in Figure 5.
The rising threshold on the EN/UVLO pin is 1.44 V . The falling threshold on the EN/UVLO pin is 1.33 V . When EN/ UVLO is rising and less than 1.44 V then the EN/UVLO pin sinks $1.3 \mu \mathrm{~A}$ of current. This $1.3 \mu \mathrm{~A}$ current can be used to program additional hysteresis on the EN/UVLO pin. For the circuit in Figure 5, R1 can be determined from:

$$
\mathrm{R} 1=\frac{\mathrm{V}_{\text {IN,HYSTERESIS }}-\frac{0.11}{1.33}\left(\mathrm{~V}_{\text {IN,FALLING }}\right)}{1.3 \mu \mathrm{~A}}
$$

where $\mathrm{V}_{\text {IN,HYSTERESIS }}$ is the desired amount of hysteresis on the input voltage and $V_{\text {IN, FALLING }}$ is the desired input voltage threshold at which the part will shut down. Notice that for a given falling threshold ( $\mathrm{V}_{\mathrm{IN}, \mathcal{F A L L I N G}}$ ), the amount of hysteresis ( $\mathrm{V}_{\text {IN,HYSTERESIS }}$ ) must be at least:

$$
V_{I N, H Y S T E R E S I S}>\frac{0.11}{1.33} \cdot\left(\mathrm{~V}_{\text {IN,FALLING }}\right)
$$

For a falling threshold of 10 V , the minimum hysteresis is 0.827 V . For a falling threshold of 30 V , the minimum hysteresis is 2.48 V .

R2 can be calculated once R1 is known:

$$
\mathrm{R} 2=\mathrm{R} 1 \cdot \frac{1.33}{\mathrm{~V}_{\text {IN, FALLING }}-1.33}
$$

The circuit shown in Figure 5 will start when the input voltage rises above 11 V and will shutdown when the input voltage falls below 10 V .

## Inductor Selection and Maximum Output Current

A good first choice for the inductor value is:

$$
\mathrm{L}=2 \cdot\left(\mathrm{~V}_{\text {OUT }}+\mathrm{V}_{\mathrm{D}}\right) / \mathrm{f}_{S W}
$$

where $V_{D}$ is the voltage drop of the catch diode $(\sim 0.4 \mathrm{~V})$, L is in $\mu \mathrm{H}$ and $\mathrm{f}_{\mathrm{SW}}$ is in MHz . With this value there will be no subharmonic oscillation for applications with 50\% or greater duty cycle. The inductor's RMS current rating must be greater than your maximum load current and its saturation current should be about $30 \%$ higher. For robust operation in fault conditions, the saturation current should be above 2A. To keep efficiency high, the series resistance (DCR) should be less than $0.1 \Omega$. Table 2 lists several vendors and types that are suitable.

Of course, such a simple design guide will not always result in the optimum inductor for your application. A larger value provides a higher maximum load current and reduces output voltage ripple at the expense of slower transient response. If your load is lower than 1 A , then you can decrease the value of the inductor and operate with higher ripple current. This allows you to use a physically smaller inductor, or one with a lower DCR resulting in higher efficiency. Low inductance may result in discontinuous mode operation, which is okay, but further reduces maximum load current. For details on maximum output current and discontinuous mode operation, see Linear Technology Application Note 44.


Figure 5. Circuit to Prevent Switching When $V_{I N}<10 \mathrm{~V}$, with 700 mV of Hysteresis

## APPLICATIONS INFORMATION

Table 2. Inductor Vendors

| VENDOR | URL | PART SERIES | INDUCTANCE $(\mu \mathrm{H})$ | SIZE (mm) |
| :--- | :--- | :--- | :---: | :---: |
| Sumida | www.sumida.com | CDRH4D28 | 1.2 TO 4.7 | $4.5 \times 4.5$ |
|  |  | CDRH5D28 | 2.5 TO 10 | $5.5 \times 5.5$ |
|  |  | CDRH5D28 | 2.5 TO 33 | $8.3 \times 8.3$ |
| Toko | www.toko.com | A916CY | 2 TO 12 | $6.3 \times 6.2$ |
|  |  | D585LC | 1.1 T0 39 | $8.1 \times 8$ |
| Würth Elektronik | www.we-online.com | WE-TPC(M) | 1 TO 10 | $4.8 \times 4.8$ |
|  |  | WE-PD2(M) | 1.2 TO 22 | $5.2 \times 5.8$ |
|  |  | WE-PD(S) | 1 TO 27 | $7.3 \times 7.3$ |

Table 3. Capacitor Vendors

| VENDOR | PHONE | URL | PART SERIES | COMMENTS |
| :--- | :--- | :--- | :--- | :--- |
| Panasonic | $(714) 373-7366$ | www.panasonic.com | Ceramic, Polymer, Tantalum | EEF Series |
| Kemet | $(864) 963-6300$ | www.kemet.com | Ceramic, Tantalum | T494, T495 |
| Sanyo | $(408) 749-9714$ | www.sanyovideo.com | Ceramic, Polymer, Tantalum | POSCAP |
| Murata | $(404) 436-1300$ | www.murata.com | Ceramic |  |
| AVX |  | www.avxcorp.com | Ceramic, Tantalum | TPS Series |
| Taiyo Yuden | www.taiyo-yuden.com | Ceramic |  |  |

## Catch Diode

Use a 1 A Schottky diode. The diode must have a reverse voltage rating equal to or greater than the maximum input voltage. The ON Semiconductor MBRM140 is a good choice; it is rated for 1 A continuous forward current and a maximum reverse voltage of 40 V .

## Input Capacitor

The input of the LT3504 circuit must be bypassed with a X7R or X5R type ceramic capacitor. Y5V types have poor performance over temperature and amplified voltage and should not be used. There are four $V_{I N}$ pins. Each $V_{\text {IN }}$ pin should be bypassed to the nearest ground pin. However it is not necessary to use a dedicated capacitor for each $\mathrm{V}_{\text {IN }}$ pin. Pins 9 and 11 may be tied together on the board layout so that both pins can share a single bypass capacitor. Since the channels running on Pins 9 and 11 are 180 degrees out-of-phase, it is not necessary to double the capacitor value either. Similarly, Pins 26 and 28 may be tied together on the board layout to save a bypass capacitor. For switching frequencies greater than 750 kHz , a $1 \mu \mathrm{~F}$ capacitor or higher value ceramic capacitor should be used to bypass each group of two $\mathrm{V}_{\text {IN }}$ pins. For
switching frequencies less than 750 kHz , a $2.2 \mu \mathrm{~F}$ or higher value ceramic capacitor should be used to bypass each group of two $\mathrm{V}_{\text {IN }}$ pins. The ceramic bypass capacitors should be located as close to the $\mathrm{V}_{\text {IN }}$ pins as possible. See the sample layout shown in the PCB Layout section. All four $\mathrm{V}_{\text {IN }}$ pins should be tied together on the board and bypassing with a low performance electrolytic capacitor is recommended especially if the input power source has high impedance, or there is significant inductance due to long wires or cables.
Step-down regulators draw current from the input supply in pulses with very fast rise and fall times. The input capacitor is required to reduce the resulting voltage ripple at the LT3504 and to force this very high frequency switching current into a tight local loop, minimizing EMI. To accomplish this task, the input bypass capacitor must be placed close to the LT3504 and the catch diode; see the PCB Layout section. A second precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT3504. A ceramic input capacitor combined with trace or cable inductance forms a high quality (underdamped) tank circuit. If the LT3504 circuit is plugged into a live supply, the input voltage can ring to

## APPLICATIONS INFORMATION

twice its nominal value, possibly exceeding the LT3504's voltage rating. This situation can be easily avoided by adding an electrolytic capacitor in parallel with the ceramic input capacitors. See Application Note 88.

## Output Capacitor

The output capacitor has two essential functions. Along with the inductor, it filters the square wave generated by the LT3504 to produce the DC output. In this role it determines the output ripple so low impedance at the switching frequency is important. The second function is to store energy in order to satisfy transient loads and stabilize the LT3504's control loop.

Ceramic capacitors have very low equivalent series resistance (ESR) and provide the best ripple performance. A good value is:

$$
C_{\text {OUT }}=33 /\left(V_{\text {OUT }} \bullet f_{\text {SW }}\right)
$$

where $\mathrm{C}_{0 U T}$ is in $\mu \mathrm{F}$ and $\mathrm{f}_{\mathrm{SW}}$ is in MHz. Use X5R or X7R types and keep in mind that a ceramic capacitor biased with $\mathrm{V}_{\text {OUT }}$ will have less than its nominal capacitance. This choice will provide low output ripple and good transient response. Transient performance can be improved with a high value capacitor, if the compensation network is also adjusted to maintain the loop bandwidth.
A lowervalue of output capacitor can be used, buttransient performance will suffer.

High performance electrolytic capacitors can be used for the output capacitor. Low ESR is important, so choose one that is intended for use in switching regulators. The ESR should be specified by the supplier and should be $0.1 \Omega$ or less. Such a capacitor will be larger than a ceramic
capacitor and will have a larger capacitance, because the capacitor must be large to achieve low ESR. Table 3 lists several capacitor vendors.

Figure 6 shows the transient response of the LT3504 with several output capacitor choices. The output is 3.3 V . The load current is stepped from 500 mA to 1 A and back to 500 mA and the oscilloscope traces show the output voltage. The upper photo shows the recommended value. The second photo shows the improved response (less voltage drop) resulting from a larger output capacitor and a larger phase lead capacitor. The last photo shows the response to a high performance electrolytic capacitor. Transient performance is improved due to the large output capacitance.

## Shorted and Reversed Input Protection

If the inductor is chosen so that it won't saturate excessively, an LT3504 buck regulator will tolerate a shorted output. There is another situation to consider in systems where the output will be held high when the input to the LT3504 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode OR-ed with the LT3504's output. If the $\mathrm{V}_{\text {IN }}$ pin is allowed to float and the EN/UVLO pin is held high (either by a logic signal or because it is tied to $\mathrm{V}_{\mathrm{IN}}$ ), then the LT3504's internal circuitry will pull its quiescent current through its SW pin. This is fine if your system can tolerate a few mA in this state. If you ground the EN/UVLO pin, the SW pin current will drop to essentially zero. However, if the $\mathrm{V}_{\text {IN }}$ pin is grounded while the output is held high, then parasitic diodes inside the LT3504 can pull large currents from the output through the SW pin and the $\mathrm{V}_{\text {IN }}$ pin. Figure 7 shows a circuit that will run only when the input voltage is present and that protects against a shorted or reversed input.

## APPLICATIONS INFORMATION



Figure 6. Transient Load Response of the LT3504 with Different Output Capacitors as the Load Current Is Stepped from 500mA to $1 \mathrm{~A} . \mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=3.3 \mathrm{~V}, \mathrm{~L}=10 \mu \mathrm{H}, \mathrm{R}_{\mathrm{T}}=18.2 \mathrm{k}$


Figure 7. Diode D4 Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output; It Also Protects the Circuit from a Reversed Input. The LT3504 Runs Only When the Input Is Present

## APPLICATIONS INFORMATION

## PCB Layout

For proper operation and minimum EMI, care mustbe taken during printed circuit board layout. Figure 8 shows the recommended component placement with trace, ground plane, and via locations.
Note that large, switched currents flow in the LT3504's $\mathrm{V}_{\text {IN }}$, SW and DA pins, the catch diodes (D1, D2, D3, D4) and the input capacitors (C5, C6). The loop formed by these components should be as small as possible and tied to system ground in only one place. These components, along with the inductors (L1, L2, L3, L4, L5) and output capacitors (C1, C2, C3, C4, C7), should be placed on the same side of the circuit board, and their connections should be made on that layer. Place a local, unbroken ground plane below these components, and tie this ground plane to system ground at one location (ideally at the ground terminal of the output capacitors). Ground pins (Pins 10, 27) are provided near the $\mathrm{V}_{\text {IN }}$ pins so that the $\mathrm{V}_{\text {IN }}$ pins can be bypassed to these ground pins. The SW nodes should be kept as small as possible and kept far away from the RT/SYNC and FB nodes. Keep the RT/ SYNC node and FB nodes small so that the ground pin and ground traces will shield them from the SW nodes. If the user plans on using a SYNC signal to set the oscillator frequency then the RT/SYNC node should be kept away from the FB nodes. Include vias near the exposed pad of the LT3504 to help transfer heat from the LT3504 to the ground plane. Keep the SW5 pad/trace as far away from the FB pads as possible.

## High Temperature Considerations

The die temperature of the LT3504 must be lower than the maximum rating of $125^{\circ} \mathrm{C}$. This is generally not a concern unless the ambient temperature is above $85^{\circ} \mathrm{C}$. For higher temperatures, extra care should be taken in the layout of the circuit to ensure good heat sinking of the LT3504. The maximum load current should be derated as the ambient temperature approaches $125^{\circ} \mathrm{C}$. Programming the LT3504 to a lower switching frequency will improve efficiency and reduce the dependence of efficiency on input voltage. The die temperature is calculated by multiplying the LT3504 power dissipation by the thermal resistance from junction to ambient. Power dissipation within the LT3504 can be estimated by calculating the total power loss from an efficiency measurement and subtracting the catch diode losses. Thermal resistance depends on the layout of the circuit board, but $43^{\circ} \mathrm{C} / \mathrm{W}$ is typical for the MSE package. Thermal shutdown will turn off the buck regulators and the boost regulator when the die temperature exceeds $175^{\circ} \mathrm{C}$, but this is not a warrant to allow operation at die temperatures exceeding $125^{\circ} \mathrm{C}$.

## Outputs Greater Than 9V

For outputs greater than 9V, add a 1 k resistor in series with a 1 nF capacitor across the inductor to damp the discontinuous ringing of the SW node, preventing unintended SW current. An application with a 15 V output (back page) shows the location of this damping network.

## Other Linear Technology Publications

Application Notes 19, 35, 44 contain more detailed descriptions and design information for step-down regulators and other switching regulators. Design Note 318 shows how to generate a bipolar output supply using a step-down regulator.

## LT3504

## APPLICATIONS INFORMATION



Figure 8

PACKAGE DESCRIPTION
UFD Package
28-Lead Plastic QFN ( $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1712 Rev B)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED



BOTTOM VIEW—EXPOSED PAD

NOTE:

1. DRAWING PROPOSED TO BE MADE A JEDEC PACKAGE OUTLINE MO-220 VARIATION (WXXX-X).
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15 mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## TYPICAL APPLICATION



## RELATGD PARTS

| PART | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { LT3507/ } \\ & \text { LT3507A } \end{aligned}$ | 36 V 2.5MHz, Triple $[2.4 \mathrm{~A}+1.5 \mathrm{~A}+1.5 \mathrm{~A}$ (I IOUT) $)$ with LDO Controller High Efficiency Step-Down DC/DC Converter | $\begin{aligned} & V_{I_{I N(M I N)}}=4 V, V_{I N(M A X)}=36 \mathrm{~V}, V_{\text {OUT }(M I N)}=0.8 \mathrm{~V}, \mathrm{I}_{Q}=7 \mathrm{~mA}, \\ & I_{S D}=1 \mu A, 5 \mathrm{~mm} \times 7 \mathrm{~mm} \text { QFN-38 Package } \end{aligned}$ |
| LT8610 | 42V 2.2MHz, Synchronous, Low $I_{Q}=2.5 \mu A$, Step-Down DC/DC Converter | $\mathrm{V}_{\operatorname{IN}(\operatorname{MIN})}=3.4 \mathrm{~V}, \mathrm{~V}_{\operatorname{IN}(\operatorname{MAX})}=42 \mathrm{~V}, \mathrm{~V}_{\text {OUT }(\mathrm{MIN})}=0.97 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mu \mathrm{~A},$ $I_{S D}=1 \mu \mathrm{~A}, \mathrm{MSOP}-16 E$ Package |
| LT3988 | 60V with Transient Protection to 80V, 2.5MHz, Dual 1A High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN(MIN })}=4.0 \mathrm{~V}, \mathrm{~V}_{\operatorname{IN}(\mathrm{MAX})}=60 \mathrm{~V}, \mathrm{~V}_{\text {OUT }(\mathrm{MIN})}=0.75 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2 \mathrm{~mA} \text {, }$ $I_{S D}=1 \mu \mathrm{~A}, \mathrm{MSOP}-16 \mathrm{E} \text { Package }$ |
| LT3509 | 36 V with Transient Protection to 60V, Dual 0.70 (I IOUT ), 2.2 MHz , High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\operatorname{IN}(\text { MIN })}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX })}=36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=1.9 \mathrm{~mA},$ $I_{S D}=1 \mu A, 3 \mathrm{~mm} \times 4 \mathrm{~mm}$ DFN-14, MSOP-16E Packages |
| LT3500 | 36V, 40V ${ }_{\text {max }}$, 2A, 2.5MHz High Efficiency Step-Down DC/DC Converter and LDO Controller | $\mathrm{V}_{\text {IN(MIN) }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX) }}=36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=2.5 \mathrm{~mA} \text {, }$ $\mathrm{I}_{\mathrm{SD}}<10 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10 Package |
| LT3508 | 36 V with Transient Protection to 40V, Dual 1.4A (Iout), 3MHz, High Efficiency Step-Down DC/DC Converter | $\mathrm{V}_{\operatorname{IN}(\text { MIN })}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX })}=37 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=4.6 \mathrm{~mA}$, $I_{S D}=1 \mu \mathrm{~A}, 4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24, TSSOP-16E Packages |
| LT3980 | 58 V with Transient Protection to 80V, 2A (I IOUT), 2.4 MHz , High Efficiency Step-Down DC/DC Converter with Burst Mode ${ }^{\circledR}$ Operation | $\mathrm{V}_{\text {IN(MIN) }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX) }}=58 \mathrm{~V}$, Transient to $80 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=85 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 4 \mathrm{~mm}$ DFN-16 and MSOP-16E Packages |
| LT3480 | 36 V with Transient Protection to 60V, 2A (Iout), 2.4 MHz , High Efficiency Step-Down DC/DC Converter with Burst Mode Operation | $\mathrm{V}_{\text {IN(MIN) }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX) }}=38 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN })}=0.78 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=70 \mu \mathrm{~A}$, $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-10, MSOP-10E Packages |
| LT3689 | 36V, 60V Transient Protection, 800mA, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter with POR Reset and Watchdog Timer | $\mathrm{V}_{\operatorname{IN}(\mathrm{MIIN})}=3.6 \mathrm{~V}, \mathrm{~V}_{\operatorname{IN}(\mathrm{MAX})}=36 \mathrm{~V}$, Transient to $60 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}(\mathrm{MII})}=0.8 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=75 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A} .3 \mathrm{~mm} \times 3 \mathrm{~mm}$ QFN-16 Package |
| LT3970 | 40V, 350mA, 2MHz High Efficiency Micropower Step-Down DC/DC Converter | $\mathrm{V}_{\text {IN(MIN) }}=4 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX }}=40 \mathrm{~V}$, Transient to $60 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIIN })}=1.21 \mathrm{~V}$, $\mathrm{I}_{\mathrm{Q}}=2 \mu \mathrm{~A}, \mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 2 \mathrm{~mm}$ DFN-10 and MSOP-10 Packages |
| LT3682 | 36V, 60VMAX, 1A, 2.2MHz High Efficiency Micropower Step-Down DC/DC Converter | $\mathrm{V}_{\operatorname{IN}(\operatorname{MIN})}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN(MAX })}=36 \mathrm{~V}, \mathrm{~V}_{\text {OUT(MIN) }}=0.8 \mathrm{~V}, \mathrm{I}_{\mathrm{Q}}=75 \mathrm{\mu A},$ $\mathrm{I}_{\mathrm{SD}}<1 \mu \mathrm{~A}, 3 \mathrm{~mm} \times 3 \mathrm{~mm}$ DFN-12 Package |

