

SANYO Semiconductors **DATA SHEET**

LA70100M

Monolithic Linear IC

SECAM Chroma-Signal Processor IC for VCR

Overview

LA70100M is a SECAM method chroma-signal processor for VCR applications, realizing reduction in external parts count and adjustment free due to integrated band-pass filter, SECAM discrimination circuit, and BELL filter.


Features

- Integrates all filters required.
- Automatic adjustment BELL filter fo.
- Integrates SECAM discrimination circuit.

Package Dimensions

unit: mm

3073C-MFP30SD (375mil)



Specifications

Absolute Maximum Ratings at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------|---------------------|------------|-------------|------|
| Maximum supply voltage | V _{CC} max | | 7.0 | V |
| Allowable power dissipation | Pd max | Ta≤65°C | *440 | mW |
| Operating temperature | Topr | | -10 to +65 | °C |
| Storage temperature | Tstg | | -40 to +150 | °C |

^{* 114.3}mm×76.1mm×1.6mm when mounted on a grass epoxy PCB.

- Any and all SANYO Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.
- SANYO Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

Recommended Operating Conditions at Ta = 25°C

| Parameter | Symbol | Conditions | Ratings | Unit |
|-----------------------------------|--------------------|------------|------------|------|
| Supply voltage | V _{CC} | | 5.0 | V |
| Allowable operating voltage range | V _{CC} OP | | 4.8 to 5.2 | V |

Electrical Characteristics at Ta = 25°C, $V_{CC} = 5V$

| Parameter Syml | | In | Out | Conditions | | Ratings | | Unit |
|--------------------------------|------------|-----------|------------|---|--------|---------|--------|-------|
| Farameter | Symbol | III | Out | Conditions | min | typ | max | Offic |
| Recording mode (T2 = 4.43MHz, | 400mVp-p T | 29 = Comp | .Sync T1 | 7 = 0V T4 = OPEN) | | | | |
| REC mode current drain | ICCR | T16 | T23 T24 | T16 = 4.286MHz, 200mVp-p | 40 | 50 | 60 | mA |
| 4.3MHz BPF Characteristics-1 | VF4C | T16 | T18 | T9 = 5V T16 = 4.286MHz, 200mVp-p | 145 | 180 | 215 | mVp-p |
| 4.3MHz BPF Characteristics-2 | GF4L1 | T16 | T18 | Same condition as above. However, frequency of T16 is 1.1MHz Measure T18 ratio to V4FC. | | -30 | -20 | dB |
| 4.3MHz BPF Characteristics-3 | GF4L2 | T16 | T18 | Same condition as above. However, frequency of T16 = 2.2MHz | | -10 | -5 | dB |
| 4.3MHz BPF Characteristics-4 | GF4H | T16 | T18 | Same condition as above. However, frequency of T16 = 7.5MHz | | -24 | -18 | dB |
| 4.3MHz BELL Center frequency | FBLR | T18 | T20 | T18 = 4 to 5MHz, 200mVp-p SW20 = ON (3.9K pull-down) (see notes-1) Measure during other timing than V-sync | 4.243 | 4.286 | 4.329 | MHz |
| 4.3MHz BELL Characteristics-1 | VBLRC | T18 | T20 | T18 = 4.286MHz, 200mVp-p, BIAS = 4.6V SW20 = ON (3.9K pull-down) Measure during other timing than V-sync | 92 | 110 | 132 | mVp-p |
| 4.3MHz BELL Characteristics-2 | GBLRL | T18 | T20 | Same condition as above. However, frequency of T18 is FBLR-250kHz Measure T18 ratio to VBLRC | -7.5 | -6.5 | -5.5 | dB |
| 4.3MHz BELL Characteristics-3 | GBLRH | T18 | T20 | Same condition as above. However, frequency of T18 is FBLR+250kHz | -7.5 | -6.5 | -5.5 | dB |
| Anti-BELL Center frequency | FEQR | T12 | T11 | SW11 = ON (3.9K pull-down) (see notes-3) T12 = 1 to 2MHz, 200mVp-p, BIAS = 4.6V Measure during other timing than V-sync | 1.0608 | 1.0715 | 1.0822 | MHz |
| Anti-BELL Characteristics-1 | VEQRC | T12 | T11 | Same condition as above. However, frequency of T12 is 1.0715MHz | 14 | 18 | 22 | mVp-p |
| Anti-BELL Characteristics-2 | GEQRL | T12 | T11 | Same condition as above. However, frequency of T12 is FEQR-62.5kHz Measure T12 ratio to VEQRC | 5.0 | 6.0 | 7.0 | dB |
| Anti-BELL Characteristics-3 | GEQRH | T12 | T11 | Same condition as above. However, frequency of T12 is FEQR+62.5kHz | 5.0 | 6.0 | 7.0 | dB |
| REC Chroma signal output level | VOR | T16 | T12 | T1 = 5V, T16 = 4.4MHz, 200mVp-p | 144 | 180 | 220 | mVp-p |
| Chroma spurius spectrum-1 | GSR1 | T16 | T12 | Same condition as above. Measure 2.2MHz ratio to VOR at T12 | | -40 | -30 | dB |
| Chroma spurius spectrum-2 | GSR2 | T16 | T12 | Same condition as above. Measure 3.3MHz ratio to VOR at T12 | | -36 | -30 | dB |
| Sync gate start time | TRGB | T16 | T12 | T1 = 5V, T9 = 5V (see notes-7) | 1.1 | 1.6 | 2.1 | μs |
| Sync gate release time | TRGE | T16 | T12 | T16 = 4.286MHz, 200mVp-p | 3.6 | 4.1 | 4.6 | μs |
| BGP-1 start time | TBGB1 | T29 | T28 | T9 = 5V (see notes-10) | 5.7 | 6.2 | 6.7 | μs |
| BGP-2 start time | TBGB2 | T29 | T28 | Same condition as above. However, T4 = 5V | 6.1 | 6.6 | 7.1 | μs |
| BGP-3 start time | TBGB3 | T29 | T28 | Same condition as above. However, T4 = 0V | 5.3 | 5.8 | 6.3 | μs |
| BGP width | TBGW | T29 | T28 | (see notes-10) | 2.3 | 2.8 | 3.3 | μs |
| SECAM DET outout resistance | R26 | | T28 | T27 = 5V (see notes-11) | 7 | 10 | 13 | kΩ |
| SECAM DET characteristics-1 | VSCMR1 | T16 | T28 | T16 = SECAM color-bar (see notes-12) | 4.5 | | | V |
| SECAM DET characteristics-2 | VSCMR2 | T16 | T28 | T16 = PAL color-bar (see notes-13) | | | 0.5 | V |
| Regulator voltage | VREG | | T13 | | 3.8 | 4.0 | 4.2 | V |

Continued from preceding page.

| Parameter | Symbol | In | Out | Conditions | | Ratings | | Unit |
|--|-------------|-----------|------------|--|--------|---------|-----------------|-------|
| | -, | | | | min | typ | max | |
| Forced SECAM mode control voltage range | VTHSM | T1 T16 | T12 | T27 = 3V T16 = 4.286MHz, 200mVp-p Measure voltage range of T1 when signal output from T12. | 4.0 | 4.2 | V _{CC} | V |
| Forced Except-SECAM mode control voltage range | VTHMM | T1 T16 | T12 | T27 = 4V T16 = 4.286MHz, 200mVp-p Measure voltage range of T1 when T12 is mute. | 0 | 0.5 | 1.0 | V |
| Playback mode (T2 = 4.43MHz, 4 | 00mVp-p T29 | 9 = Comp. | Sync T17 | = 5V, T10/T4 = OPEN) | | | | |
| PB mode current drain | ICCP | T14 | T23 T24 | T14 = 1.0715MHz, 50mVp-p | 48 | 60 | 72 | mA |
| AGC characteristics-1 | VAGC | T14 | T12 | T14 = 1.0715MHz, 50mVp-p T9=5V, T1=5V Voltage of T15 is V15R. | 90 | 120 | 150 | mVp-p |
| AGC characteristics-2 | GAGC1 | T14 | T12 | Same condition as above. However, level of T14 is 100mVp-p Measure T14 ratio to VAGC | -1 | 0 | 1 | dB |
| AGC characteristics-3 | GAGC2 | T14 | T12 | Same condition as above. However, level of T14 is 25mVp-p | -1 | 0 | 1 | dB |
| 1.1MHz BPF Characteristics-1 | GF1L | T14 | T12 | V15 = V15R (see notes-4) T14 = 500kHz, 50mVp-p Measure T14 ratio to VAGC | -3 | 0 | 3 | dB |
| 1.1MHz BPF Characteristics-2 | GF1H1 | T14 | T12 | Same condition as above. However, frequency of T14 is 2.2MHz | | -30 | -20 | dB |
| 1.1MHz BPF Characteristics-3 | GF1H2 | T14 | T12 | Same condition as above. However, frequency of T14 is 3.3MHz | | -35 | -25 | dB |
| 1.1MHz BELL Center frequency | FEQP | T14 | T11 | T15 = V15R (see notes-4) T14 = 1 to 1.2MHz, 50mVp-p (see notes-5) SW11 = ON (3.9K pull-down) Measure during other timing than V-sync | 1.0608 | 1.0715 | 1.0822 | MHz |
| 1.1MHz BELL Characteristics-1 | VEQPC | T14 | T11 | Same condition as above. However, frequency of T14 is 1.0715MHz | 80 | 100 | 120 | mVp-p |
| 1.1MHz BELL Characteristics-2 | GEQPL | T14 | T11 | Same condition as above. However, frequency of T14 is FEQP-62.5kHz Measure T14 ratio to VEQPC | -6.5 | -5.5 | -4.5 | dB |
| 1.1MHz BELL Characteristics-3 | GEQPH | T14 | T11 | Same condition as above. However, frequency of T14 is FEQP+62.5kHz | -6.5 | -5.5 | -4.5 | dB |
| Anti-BELL Center frequency-1 | FBLP1 | T18 | T20 | (see notes-6) T18 = 4 to 5MHz, 200mVp-p, BIAS = 4.6V | 4.243 | 4.286 | 4.329 | MHz |
| Anti-BELL Center frequency-2 | FBLP2 | T18 | T20 | Same condition as above. However, T10 = 0V | 4.283 | 4.326 | 4.619 | MHz |
| Anti-BELL Center frequency-3 | FBLP3 | T18 | T20 | Same condition as above. However, T10 = 5V | 4.323 | 4.366 | 4.659 | MHz |
| Anti-BELL characteristics-1 | VBLPC | T18 | T20 | T18 = 4.286MHz, 200mVp-p, BIAS = 4.6V | 32 | 40 | 48 | mVp-p |
| Anti-BELL characteristics-2 | GBLPL | T18 | T20 | Same condition as above. However, frequency of T18 is FBLP1-250kHz Measure T18 ratio to VBLPC | 5.0 | 6.0 | 7.0 | dB |
| Anti-BELL characteristics-3 | GBLPH | T18 | T20 | Same condition as above. However, frequency of T18 is FBLP1+250kHz Measure T18 ratio to VBLPC | 5.0 | 6.0 | 7.0 | dB |
| PB Chroma signal output level | VOP | T14 | T18 | T1 = 5 V, T14 = 1.0715MHz, 50mVp-p | 105 | 130 | 160 | mVp-p |
| Chroma spurius spectrum-1 | GSP1 | T14 | T18 | Same condition as above. However,. measure 2.2MHz ratio to VOP at T18 | | -45 | -35 | dB |
| Chroma spurius spectrum-2 | GSP2 | T14 | T18 | Same condition as above. However, measure 3.3MHz ratio to VOP at T18 | | -28 | -20 | dB |
| Sync gate start time | TPGB | T14 | T18 | T1 = 5V, T9 = 5V (see notes-9) | 1.2 | 1.7 | 2.3 | μs |
| Sync gate release time | TPGE | T14 | T18 | T14 = 1.0715MHz, 50mVp-p | 4.7 | 5.2 | 5.7 | μs |
| Phase Det output voltage-1 | VSCPD1 | T14 | T25 T26 | T14 = 1.0625/1.1016MHz, 50mVp-p (see notes-14) | 150 | 180 | | mV |
| Phase Det output voltage-2 | VSCPD2 | T14 | T25 T26 | T14 = 627kHz, 50mVp-p. (see notes-14) | | | 100 | mV |

Continued from preceding page.

| Daramatan | O: made al | l- | Out | Candidan | Ratings | | | 11-4 |
|--|------------|------------|-----|--|---------|-----|-----|-------|
| Parameter | Symbol | ln | Out | Conditions | min | typ | max | Unit |
| SECAM detection characteristics-1 | VSCMP1 | V25 V26 | T28 | (see notes-15) | 4.5 | | | V |
| SECAM detection characteristics-2 | VSCMP2 | V25 V26 | T28 | (see notes-15) | | | 0.5 | V |
| R/P control threshold voltage | VTRP | T17 | | Minimum voltage of T16 under normal PB condition | 2.3 | 2.5 | 2.7 | V |
| Clock input level | VCLK | T2 | Т9 | T2 = Sign Wave (4.433619MHz), SW9 = ON Minimum voltage of T9 at phase locked T2 with T8. | 100 | 200 | 800 | mVp-p |
| Sync signal input threshold level | VTHS | T29 | T28 | Minimum voltage of T29 at BGP outputs normally from T28. T9 = 5V | 1.8 | 2.0 | 2.2 | Vp-p |
| SECAM DET comparator threshold voltage | VTCOMP | T27 | T28 | Minimum applied voltage of T27 at T28 = H. | 3.2 | 3.5 | 3.8 | V |

Supplemental Description

(Note 1) REC mode BELL center frequency (FBLR1, FBLR2, FBLR3):

Input a sine wave (200mVpp, 4 to 5MHz) to T16 and measure the amplitude at T20. Assign to FBLR1 (T10=OPEN), FBLR2 (T10=0V), FBLR3 (T10=5V) the frequency at T16 where the amplitude is maximized.

SECAM standard color bar signal (75%)




Fig.1

(Note 3) REC EQ (1.1MHz A-BELL) center frequency (FEQR):

Observe the waveform at T11 when T12=sine wave (200mVpp, 4 to 5MHz, BIAS=4V) is input and assign to FEQR the frequency at T11 where the amplitude is minimized.

(Note 4) Assign to V15R the voltage of T15 at the time of VAGC measurement.

(Note 5) PB EQ (1.1MHz BELL) center frequency (FEQP):

Input a sine wave (50mVpp, 1 to 1.2MHz) to T14 and assign to FEQP the frequency at T14 where the signal level of T11 is maximized.

(Note 6) PB 4.3MHz A-BELL center frequency (1 FBLP1) / (2 FBLP2) / (3 FBLP3):

Input a sine wave (200mVpp, 1 to 1.2MHz, BIAS=4V)) to T18 and assign to FBQP1 (T10=OPEN), FBQP2 (T10=0V), FBEQP3 (T10=5V) the frequency at T18 where the signal level at T20 is minimized.

(Note 7) REC mode sync gate start time, release time (TRGB, TRGE):

Input Copm. Sync to T29 and assume the sync gate start time (TRGB) as the time from which the signal at T12 attenuates until the signal at T29 rises and assume the sync gate release time (TRGE) as the time from which the horizontal sync signal rises till the signal at T12 increases (Fig. 2).




Fig.2 REC mode sync gate timing

(Note 9) PB mode sync gate start time, release time (TRGB, TPGE):

Input Comp.sync to T29 and assume the sync gate start time (TRGB) as the time from which the signal at T18 attenuates until the horizontal sync signal rises and assume the sync gate release time (TPGE) as the time from which the horizontal sync signal rises until the signal at T18 starts increasing.




Fig.3 PB mode sync gate timing

(Note 10) BGP start time, BGP width (Fig. 4) T9=5V (TEST MODE)





Fig.4 BGP timing

(Note 11) Output impedance of SECAM DET (R28)


Assign to V28 as when generating $100\mu A$ from pin 28 by adding 5V to pin 27 and take "H", and calculate R28.



(Note 12) The sync signal at T29 must lag behind the SECAM color bar signal synchronization by 1.5µs (Fig. 1).

(Note 13) The sync signal at T29 must lag behind the PAL color bar signal synchronization by 1.5µs (Fig. 6).

PAL color bar signal



(Note 14) PB mode phase detection output differential voltage:

VSAPD1: Assign to VPD1 the DC voltage at T25 when a sine wave of 1.0625MHz is input to T14 and VPD2 the DC voltage at T26 when a sine wave of 1.1016MHz is input.

VSCPD1=VPD2 - VPD1

VSAPD2 : Assign to VPD3 and VPD4 the voltage at T25 and T26, respectively, when a sine wave of 627kHz is input to T14.

VSCPD2=VPD4 - VPD3

(Note 15) PB mode SECAM detection characteristics VSCMP1 / VSCMP2 :

VSCMP1: Apply the above-mentioned VPD1 and VPD2 to T25 and T26, respectively and measure the voltage at T28. VSCMP2: Apply the above-mentioned VPD3 and VPD4 to T25 and T26, respectively and measure the voltage at T28.

Functional Description

(1) REC mode




Fig.1 Signal flow in REC mode

Video signals which have been input to Pin 16, pass through the 4.3MHz BPF with unnecessary component (ex. sync signal) removed, and the component of chroma signal is extracted. And the characteristics during transmission are made flat through a 4.3MHz-BELL filter. The center frequency of this filter has automatically been adjusted to be 4.286MHz. After that, the limiter amplifier limits the amplitude, and the chroma signal frequency is converted to 1/4 by a divide-by-four circuit. Though the limiter amplifier amplifies the noise of non-signal parts of the converted signal during synchronization, the sync gate circuit cleans the peripherals of the sync signal. Still more, since this signal has rectangle waveforms, it contains unnecessary component of frequency. To remove it, the signal passes through a 1.1MHz BPF and then is input to 1.1MHz-A-BELL filter. The center frequency of this filter is automatically adjusted to 1.0715MHz, and has opposite characteristics to BELL characteristics. Afterwards, unnecessary components around the sync signal are muted, low-band chroma signal is output to Pin 12 through a buffer.





Fig.2 Signal flow in PB mode

The low chroma signal that has been input from Pin 14 enters AGC amplifier and is controlled so that the output level of 4 times multiplier be constant. Then it passes through the 1.1MHz BPF with unnecessary components removed before input to 1.1MHz-BELL filter. The center frequency of this filter has automatically been adjusted to be 1.0715MHz. Next, this signal passes through the 4 times multiplier composed of a 2× multiplier + 2.2 MHz BPF + 2× multiplier + 2.2MHz TRAP + 4.3MHz BPF with unnecessary component of frequency generated in multiplier removed. The first 2× multiplier has auto carrier leak balancer allowing beat obstruction reduced. Next, this signal is limited pulse amplitude by limiting amplifier, then noises around the sync signal owing to limited amplifier are cleaned by the sync gate circuit. This signal has a rectangle waveform and contains unnecessary components of frequency. To remove it, the signal passes through a 4.3MHz BPF before input to 4.3MHz-BELL filter. The center frequency of this filter is automatically adjusted to 4.286MHz, allowing the BELL characteristics to the state during transmission. Afterwards, unnecessary components around the sync signal are muted, low-band chroma signal is output to Pin 18 through a buffer.

(3) CLK INPUT, AFC



Input a frequency of 4.433619MHz sine wave or rectangle waveform signal of PAL fsc to CLK input terminal. This signal is used for automatically adjusting the BELL filter and generating timing pulse for AFC and for sync gate. AFC circuit automatically adjusts the frequency characteristics for each BPF.

(4) SYNC GATE CIRCUIT




Fig.4


Vertical sync signal is extracted by a synchronous separate circuit from Composite Sync signal that has been input from Pin 29, and is conducted to BELL/A-BELL filter automatic adjusting circuit. Additionally, SYNC GATE pulse and sample hold pulse are generated by the logic circuit.

(5) BGP generator circuit


BGP is used for killer circuit in REC Mode, AGC circuit in PB Mode, and SECAM discrimination circuit. In BP Mode, AGC circuit detects the scale of the signal of BGP duration (ID) so that the output of 4 times multiplier circuit be constant. In SECAM discrimination circuit, BGP is used for making the S/H pulse (SP9, SP2 in Figure 9) mentioned later. Controlling Pin 4 can convert the timing for Composite Sync that is input to Pin 27. The width of BGP is determined by the constant of the inside of IC to about 2.5 µs. And BGP timing can be monitored by Pin 28 in test mode (Pin 9 voltage = 5V).

(6) REC-BELL filter, PB-A-BELL filter

4.3MHz A-BELL FILTER CHARACTERISTICS




4.3MHz BELL FILTER CHARACTERISTICS




It is an internal filter of which center frequency is fitted to 4.286MHz by automatic adjusting circuit (described later) that uses input frequency (fsc), thus prevents this filter from affected by external components.

(7) REC-A-BELL filter, PB-BELL filter

1.1MHz A-BELL CHARACTERISTICS



1.1MHz BELL CHARACTERISTICS



It is an internal filter of which center frequency is fitted to 1.0715MHz by automatic adjusting circuit (described later) that uses input frequency (fsc), thus prevents this filter from affected by external components.

(8) BELL/A-BELL filter frequency automatic adjustment






Fig.8 (a)



During a period when the color signal processing is left untouched (for about 700 μ s from the start of vertical sync signal), center frequency of BELL filter is automatically adjusted. MODE CONTROL sets each BELL/A-BELL filter into VCO mode after vertical sync signal is input, then the OSC oscillates at 4.3MHz or 1.1MNz. Oscillation output is divided respectively by a programmable divider and outputs the timing pulse that corresponds to oscillation frequency with control logic. This pulse is compared with the timing pules acquired by dividing 4.43MHz CLK and generates UP or DOWN CLK corresponding to the amount of discrepancies for oscillation frequency 4.286MHz/1.0715MHz. That is input to UP/DOWN counter to increase and decrease the counter value. When ENABLE pulse is generated the outputs D0 to D5 are rewritten, and the control voltage varies so that the oscillation frequency approach 4.286MHz/1.0715MHz. This operation repeats whenever the vertical sync signal is input and stops when the frequency difference becomes to a specified value (± 43 kHz / ± 10.7 kHz).

(9) SECAM



The color signal with the amplitude limited by limiting circuit varies the phase according to the signal frequency after it passes through a 4.3MHz BPF. DC voltage according to the phase can be acquired by shifting this output phase by further 90° and inputting it to a phase detector with the original signal. The characteristic of the output of a phase detector is as shown in the figure 9 (b), as the voltage limiting circuit operates at S/H-3 in order to prevent the malfunction caused by unwanted signals. This limiting circuit voltage is the phase detector output DC voltage to which the signals of 4.286MHz VCO is input used on BELL filter automatic adjusting circuit. Then it is possible to operate the limiting circuit exactly at a frequency more than 4.286 MHz and to prevent the false discrimination during MESECAM signal input. After that, input to two sample & hold circuits, the sampling pulse is shown like pulses correspond to BGP of NTSC and PAL generated every 1H as SP1 and SP2 in figure 9 (b). The SECAM color signal has ID signals of 4.25MHz and 4.40625MHz generated every 1H on the part that corresponds to this BGP, each phase detection output causes the level difference as V1, V2 in figure 9 (b). When this difference is sampled by SP1 and SP2 the waveform becomes as VS1 and VS2 in the figure 9 (b), and when it is hold by external capacitor it becomes as V1 and V2. Input to a comparator after detecting the difference of these two voltages, smoothing it to stable with the external capacitor connected to Pin 27. In addition, applying more than 1V DC voltage to Pin 30 allows the amplification of the level difference to be varied.

When the smooth value of V1-V2 exceeds 3.5V, SECAM signal is detected with a high-level output from the Pin 28. This discrimination circuit uses a rule that the output of a phase detector differs every 1H as shown in the figure 9 (b) (c) to detect a SECAM signal. PAL signal always outputs high since its burst is constant and doesn't vary phase detection output.

MODE control

[Output mute control]

Forcibly applying a DC voltage to pin-1 allows REC-OUT and PB-OUT muting control.

| pin-1 voltage | | output mode (pin-12, pin-18) |
|---------------|---|--------------------------------|
| 5V | Forced SECAM | |
| OPEN | AUTO (internal detect) SECAM : Active | Except SECAM : mute |
| 0V | Forced mute | |

[TEST mode control]

| pin | use monitor output | use monitor input |
|--------|-------------------------------------|--|
| pin-11 | 1.1MHz BELL/A-BELL (11 to GND:3.9k) | _ |
| pin-12 | 1.1MHz BPF (pin-9 : 5V) | 1.1MHz BELL/A-BELL input (4V BIAS+SIG) |
| pin-18 | 4.3MHz BPF (pin-9 : 5V) | 4.3MHz BELL/A-BELL input (4V BIAS+SIG) |
| pin-20 | 4.3MHz BELL/A-BELL (20 to GND:3.9k) | _ |
| pin-28 | BGP out (pin-9 : 5V) | _ |

[BGP position control]

| pin-4 add voltage | BGP position |
|-------------------|--------------|
| L (0V) | -400ns |
| OPEN (2.5V) | ±0ns |
| H (5V) | +400ns |

[4.3M BELL offset control*]


| pin-10 add voltage | offset frequency |
|--------------------|------------------|
| L (0V) | +40kHz |
| OPEN (2.5V) | ±0kHz |
| H (5V) | +80kHz |

^{*}Active only in PB mode

[REC / PB mode control]

| pin-17 add voltage | mode |
|--------------------|----------|
| L (0V) | REC mode |
| H (5V) | PB mode |

Block diagram / application



Pin Description

| | escription | DO | 0' | Leader to the con- | Note |
|---------|----------------------------|------------|---|---|--|
| Pin No. | Pin Name | DC voltage | Signal waveform | Input/output form | Note |
| 1 | MODE CTL | 2.5V | DC | 1000Ω 1000Ω 1000Ω 1000Ω 1000Ω | |
| 2 | CLK IN | 2.5V | 4.43MHz, 400mVp-p | V _{CC} − | |
| | | | | 20kΩ 2 500Ω 20kΩ 1 7/// | |
| | | | | | |
| 3 | AFC FILTER | 3.5V | DC | 4.0V Ο VCC 200Ω 200Ω 3 200Ω 3 3 4.0V Ο VCC | |
| 4 | BGP DELAY | 1 to 5V | DC | , V _{CC} | |
| | | | | 4 2kΩ C906 | |
| 5 | No Connect | | | | |
| 6 | BAL (Balancer) | 1.2V | DC | φος (6) (8) (7) (8) (7) (8) (8) (9) (10) (1 | |
| 7 | GND2 | 0V | | | |
| 8 | GND | 0V | | | |
| 9 | TEST MODE (VCO MONITOR) | 2.1V | Normal : DC VCO monitor : CW (4.43MHz, 450mVp-p) | (a) (b) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c | Normal : open VCO monitor : insert resistor to GND TEST mode ON : pull-up to VCC |
| | | | | | Continued on next page |

Continued from preceding page.

| | ed from preceding page. | | | | Τ |
|---------|-------------------------------------|-------------------------|---|--|--|
| Pin No. | Pin Name | DC voltage | Signal waveform | Input/output form | Note |
| 10 | F0 CTL (4.3MHz BELL OFFSET) | 2.5V | DC | | |
| 11 | BELL MONIT 1 (1.1MHz BELL MONIT) | 2.7V | Normal : DC BELL monitor : CW (1.1MHz, 300mVp-p) | VC TOOG 11 | Normal : open BELL monitor : insert resistor to GND |
| 12 | REC OUT (TEST SIG I/O) | REC : 2.2V PB : GND | 1.1MHz, 700mVp-p | V _{CC} 100Ω 12 1kΩ | TEST input : signal with 4V bias |
| 13 | REG | 4.0V | DC | Vcc 13 | |
| 14 | PB IN | 2.5V | 1.1MHz, 50mVp-p | V _{CC} 14 1kΩ | |
| 15 | AGC FILTER | V _{CC} /2 ±VBE | DC | 2KD 2 2KD 2 25KD 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | |
| 16 | REC IN | 2.5V | Composite VIDEO 1.0Vp-p | V _{CC} 1kΩ (3) (3) (4) (4) (4) (4) (4) (4) (4) (4) (4) (4 | |

Continued from preceding page.

| Pin No. | Pin Name | DC voltage | Signal waveform | Input/output form | Note |
|----------|----------------------------------|-------------------------|---|--|--|
| 17 | R/P CTL | 0 to V _{CC} | DC | V _{CC} 17 1kΩ 7/77 7/77 | VTH = V _{CC} /2 |
| 18 | PB OUT (TEST SIG I/O) | PB : 1.95V REC : GND | 4.3MHz, 400mVp-p | 2000 1000 | TEST input : signal with 4V bias |
| 19 | LIM EXC | 2.3V | DC | V _{CC} 1kΩ 20kΩ 19 10pF | |
| 20 | BELL MONIT 4 (4.3MHz BELL MONIT) | 2.7V | Normal : DC BELL monitor : CW (4.3MHz, 400mVp-p) | νν τουος (2) | Normal : open BELL monitor : insert resistor to GND |
| 21 | S/H C3 | 2.5V | DC (when connecting capacitor) | VCC G S Z Z Z 1 KΩ | |
| 22 | No Connect | | | | |
| 23 | Vcc | 5V | DC | | |
| 24 25 | V _{CC} 2 S/H C1 | 5V 2.5V | DC DC | | |
| 23 | 3/1101 | 2.JV | (when connecting capacitor) | ν _{CC} (Σ) (Σ) (Σ) (Σ) (Σ) (Σ) (Σ) (Σ) | |

Continued from preceding page.

| Pin No. | Pin Name | DC voltage | Signal waveform | Input/output form | Note |
|---------|-------------------------------|------------------------|--------------------------------|--|---------------------------|
| 26 | S/H C2 | 2.5V | DC (when connecting capacitor) | V _{CC} G 2kΩ 1kΩ 1kΩ | |
| 27 | DET C | 2 to 5V | DC | 7000 2000 2000 2000 2000 2000 2000 2000 | |
| 28 | SECAM DET OUT (BGP MONITOR) | 0V/5V | DC (0V or 5V) BGP pulse 5V | VCC (28) | Normal mode At TEST mode |
| 29 | SYNC IN | Threshold voltage 2.0V | Composite sync | V _{CC} V _{CC} 29 2γ 7/// 7/// | |
| 30 | SECAM DET SENS | 2.0V | DC | 20kΩ 30kΩ 30kΩ 30kΩ 50kΩ | |

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 2002. Specifications and information herein are subject to change without notice.