## PWM Power Control IC with Interference Suppression

## Description

The designed IC is based on bipolar technology for the control of an N -channel power MOSFET used as a high-side switch. The IC is ideal for use in brightness control systems (dimming) of lamps, for example, in dashboard applications.

## Features

- Protection Against Short-circuit, Load Dump Overvoltage and Reverse VS
- Duty Cycle 18 to 100\% Continuously
- Internally Reduced Pulse Slope of Lamp's Voltage
- Interference and Damage Protection
- Charge-pump Noise Suppression
- Ground-wire Breakage Protection



## Pin Configuration



Figure 1.

| Pin | Symbol |  |
| :--- | :--- | :--- |
| 01 | Vs | Supply voltage |
| 02 | GND | IC ground |
| 03 | Vi | Control input (duty cycle) |
| 04 | Osc | Oscillator |
| 05 | Delay | Short-circuit protection delay |
| 06 | Sense | Current sensing |
| 07 | 2Vs | Voltage doubler |
| 08 | Output | Output |

## Block diagram with External Circuit



Figure 2.

## Maximum and Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

| Parameter, <br> Symbol, Unit | Maximum Ratings |  | Absolute Maximum <br> Ratings |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | $\min$ | $\max$ | $\min$ | Max |  |
| Supply voltage Vbatt, V | 9.0 | 25 |  | 32.5 |  |
| Storage temperature $\mathrm{Tstg}^{\circ}{ }^{\circ} \mathrm{C}$ |  |  | -55 | +125 |  |
| Ambient operation temperature range $\mathrm{T}_{\mathrm{A}},{ }^{\circ} \mathrm{C}$ | -40 | +110 | -55 | +125 |  |
| Junction maximum temperature $\mathrm{TJ}($ max $),{ }^{\circ} \mathrm{C}$ |  |  |  | +150 |  |
| Temperature resistance junction - ambient Rth j-a, $=120^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |  |  |

## Functional Description

## Pin 1, Supply Voltage, $\mathrm{V}_{\mathrm{s}}$ or $\mathrm{V}_{\text {Batt }}$

Overvoltage Detection

## Stage 1

If overvoltages of $\mathrm{V}_{\text {Batt }}>20 \mathrm{~V}$ (typically) occur, the external transistor is switched off, and switched on again at $\mathrm{V}_{\text {Batt }}<18.5 \mathrm{~V}$ (hysteresis).

## Stage 2

If $\mathrm{V}_{\text {Batt }}>28.5 \mathrm{~V}$ (typically), the voltage limitation of the IC is reduced from $\mathrm{V}_{\mathrm{S}}=26 \mathrm{~V}$ to 20 V . The gate of the external transistor remains at the potential of the IC ground, thus producing voltage sharing between FET and lamps in the event of overvoltage pulses (e.g., load dump). The short - circuit protection is not in operation.
At $\mathrm{V}_{\text {Batt }}$ approximately $<23 \mathrm{~V}$, the overvoltage detection stage 2 is switched off. Thus, during overvoltage detection stage 2 , the lamp voltage $\mathrm{V}_{\text {lamp }}$ is calculated as follows:
$V_{\text {Lamp }}=V_{\text {Batt }}-V_{S}-V_{G S}$
$\mathrm{V}_{\mathrm{S}}=$ supply voltage of the IC at overvoltage detection stage 2
$\mathrm{V}_{\mathrm{GS}}=$ gate - source voltage of the FET

## Undervoltage Detection

In the event of voltages of approximately $\mathrm{V}_{\text {Batt }}<5.0 \mathrm{~V}$, the external FET is switched off and the latch for short-circuit detection is reset.
A hysteresis ensures that the FET is switched on again at approximately $\mathrm{V}_{\text {Batt }} \geq 5.4 \mathrm{~V}$.

## Pin 2, GND

## Ground-wire Breakage

To protect the FET in the case of ground-wire breakage, a $1 \mathrm{M} \Omega$ resistor between gate and source is recommended to provide proper switch-off conditions.

## Pin 3, Control Input

The pulse width is controlled by means of an external potentiometer ( $47 \mathrm{k} \Omega$ ). The characteristic (angle of rotation/duty cycle) is linear. The duty cycle can be varied from 18 to $100 \%$. It is possible to further restrict the duty cycle with the resistors $R_{1}$ and $R_{2}$ (see Figure 4).

In order to reduce the power dissipation of the FET and to increase the lifetime of the lamps, the IC automatically reduces the maximum duty cycle at pin 8 if the supply voltage exceeds $V_{2}=13 \mathrm{~V}$. Pin 3 is protected against short-circuit to $\mathrm{V}_{\text {Batt }}$ and ground ( $\mathrm{V}_{\text {Batt }} \leq 16.5 \mathrm{~V}$ ).

## Pin 4, Oscillator

The oscillator determines the frequency of the output voltage. This is defined by an external capacitor, $\mathrm{C}_{2}$. It is charged with a constant current, I, until the upper switching threshold is reached. A second current source is then activated which taps a double current, $2 \times \mathrm{I}$, from the charging current. The capacitor, $\mathrm{C}_{2}$, is thus discharged at the current, I, until the lower switching threshold is reached. The second source is then switched off again and the procedure starts once more.

## Example for Oscillator

## Frequency Calculation

> Switching thresholds
> $V_{T 100}=$ High switching threshold (100\% duty cycle)
> $V_{T 100}=V_{S} \times \alpha_{1}=\left(V_{\text {Batt }}-I_{S} \times R_{3}\right) \times \alpha_{1}$
> $V_{T<100}=$ High switching threshold $(<100 \%$ duty cycle $)$
> $V_{T<100}=V_{S} \times \alpha_{2}=\left(V_{B a t t}-I_{S} \times R_{3}\right) \times \alpha_{2}$
> $V_{T L}=$ Low switching threshold
> $V_{T L}=V_{S} \times \alpha_{3}=\left(V_{B a t t}-I_{S} \times R_{3}\right) \times \alpha_{3}$
> where
> $\alpha_{1}, \alpha_{2}$ and $\alpha_{3}$ are fixed values

## Calculation Example

The above mentioned threshold voltages are calculated for the following values given in the data sheet.

$$
\begin{aligned}
& \mathrm{V}_{\text {Batt }}=12 \mathrm{~V}, \mathrm{Is}=4 \mathrm{~mA}, \mathrm{R}_{3}=150 \Omega, \alpha_{1}=0.7, \alpha_{2}=0.67 \text { and } \alpha_{3}=0.28 \\
& \mathrm{~V}_{\mathrm{T} 100}=(12 \mathrm{~V}-4 \mathrm{~mA} \times 150 \Omega) \times 0.7 \approx 8 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{T}<100}=11.4 \mathrm{~V} \times 0.67=7.6 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{TL}}=11.4 \mathrm{~V} \times 0.28=3.2 \mathrm{~V}
\end{aligned}
$$

## Oscillator Frequency

3 cases have to be distinguished

1. $\mathrm{f}_{1}$ for duty cycle $=100 \%$, no slope reduction with capacitor $\mathrm{C}_{4}$ (see Figure 4 )

$$
\begin{aligned}
& \mathrm{f}_{1}=\frac{\mathrm{l}_{\mathrm{OSC}}}{2 \times\left(\mathrm{V}_{\mathrm{T} 100}-\mathrm{V}_{\mathrm{TL}}\right) \times \mathrm{C}_{2}} \text {, where } \mathrm{C}_{2}=68 \mathrm{nF}, \mathrm{l}_{\mathrm{OSC}}=45 \mu \mathrm{~A} \\
& \mathrm{f}_{1}=\ldots=75 \mathrm{~Hz}
\end{aligned}
$$

2. $\mathrm{f}_{2}$ for duty cycle $<100 \%$, no slope reduction with capacitor $\mathrm{C}_{4}$. For a duty cycle of less than $100 \%$, the oscillator frequency, $f$, is as follows:

$$
\begin{aligned}
& \mathrm{f}_{2}=\frac{\mathrm{l}_{\mathrm{OSC}}}{2 \times\left(\mathrm{V}_{\mathrm{T}<100}-\mathrm{V}_{\mathrm{TL}}\right) \times \mathrm{C}_{2}} \text {, where } \mathrm{C}_{2}=68 \mathrm{nF}, \mathrm{l}_{\mathrm{OSC}}=45 \mu \mathrm{~A} \\
& \mathrm{f}_{2}=\ldots=69 \mathrm{~Hz}
\end{aligned}
$$

3. f3 with duty cycle $<100 \%$ with slope reduction capacitor $\mathrm{C}_{4}$ (see "Output Slope Control")

Electrical parameters are given for temperature range from minus 40 to $+110^{\circ} \mathrm{C}$ and $\mathrm{V}_{\text {batt }}$. From 9 to $16,5 \mathrm{~V}$. Operation is guaranteed for Vbatt from 6 to 9 V . All electrical parameters are specified relatively to "common" output (02).

$$
\begin{aligned}
& \mathrm{f}_{3}=\frac{\mathrm{I}_{\mathrm{OsC}}}{2 \times\left(\mathrm{V}_{\mathrm{T}<100}-\mathrm{V}_{\mathrm{TL}}\right) \times \mathrm{C}_{2}+2 \mathrm{~V}_{\text {Batt }} \times \mathrm{C}_{4}} \\
& \text { where } \mathrm{C}_{2}=68 \mathrm{nF}, \mathrm{I}_{\mathrm{OSC}}=45 \mu \mathrm{~A}, \mathrm{C}_{4}=1.8 \mathrm{nF} \\
& \mathrm{f}_{3}=\ldots=70 \mathrm{~Hz}
\end{aligned}
$$

By selecting different values of $\mathrm{C}_{2}$ and $\mathrm{C}_{4}$, it is possible to have a range of oscillator frequencies from 10 to 2000 Hz as shown in the data sheet.

## Output Slope Control

The slope of the lamp voltage is internally limited to reduce radio interference by limitation of the voltage gain of the PWM comparator.
Thus, the voltage rise on the lamp is proportional to the oscillator voltage increase at the switchover time according to the equation.
$d V_{8} / d_{t}=\alpha_{4} \times d V_{4} / d_{t}=2 \times \alpha_{4} \times f \times\left(\alpha_{2}-\alpha_{3}\right) \times\left(V_{\text {Batt }}-I_{S} \times R_{3}\right)$
when
$\mathrm{f}=75 \mathrm{~Hz}, \mathrm{~V}_{\mathrm{TX}}=\mathrm{V}_{\mathrm{T}}<100$ and $\alpha_{4}=63$
then
$\mathrm{dV}_{8} / \mathrm{d}_{\mathrm{t}}=2 \times 63 \times 75 \mathrm{~Hz} \times(0.67-0.28) \times(12 \mathrm{~V}-4 \mathrm{~mA} \times 15 \Omega)=42 \mathrm{~V} / \mathrm{ms}$
Via an external capacitor, $\mathrm{C}_{4}$, the slope can be further reduced as follows:
$\mathrm{dV}_{8} / \mathrm{d}_{\mathrm{t}}=\mathrm{I}_{\mathrm{OSC}} /\left(\mathrm{C}_{4}+\mathrm{C}_{2} / \alpha_{4}\right)$
when
$\mathrm{I}_{\mathrm{OSC}}=45 \mu \mathrm{~A}, \mathrm{C}_{4}=1.8 \mathrm{nF}, \mathrm{C}_{2}=68 \mathrm{nF}$ and $\alpha_{4}=63$
then $\mathrm{dV}_{8} / \mathrm{d}_{\mathrm{t}}=45 \mu \mathrm{~A} /(1.8 \mathrm{nF}+68 \mathrm{nF} / 63)=15.6 \mathrm{~V} / \mathrm{ms}$
To damp oscillation tendencies, a resistance of $100 \Omega$ in series with capacitance $\mathrm{C}_{4}$ is recommended.

## Interference Suppression

- "On-board" radio reception according to VDE 0879 part 3/4.81
- Test conditions refering to Figure 3
- Application circuit according to Figure 1 or Figure 4
- Load: nine 4 W lamps in parallel
- Duty cycle = 18\%
- VBatt $=12 \mathrm{~V}$
- fosc $=100 \mathrm{~Hz}$


Figure 3. Voltage Spectrum of On-board Radio Reception

## Pins 5 and Pin 6, Short-circuit Protection and Current Sensing

## Short-circuit Detection and Time Delay, $\mathrm{t}_{\mathrm{d}}$

The lamp current is monitored by means of an external shunt resistor. If the lamp current exceeds the threshold for the short-circuit detection circuit ( $\mathrm{V}_{\mathrm{T} 2} \approx 90 \mathrm{mV}$ ), the duty cycle is switched over to $100 \%$ and the capacitor C5 is charged by a current source of $I_{c h}-I_{\text {dis }}$. The external FET again is switched off after the cutoff threshold $\left(\mathrm{V}_{\mathrm{T} 5}\right)$ is reached. Switching on the FET again is possible after a power-on reset only. The current source, $\mathrm{I}_{\text {dis }}$, ensures that the capacitor $\mathrm{C}_{5}$ is not charged by parasitic currents.

The time delay, td, is calculated as follows:
$\mathrm{t}_{\mathrm{d}}=\mathrm{C}_{5} \times \mathrm{V}_{\mathrm{T} 5} /\left(\mathrm{I}_{\mathrm{ch}}-\mathrm{I}_{\mathrm{dis}}\right)$
With $\mathrm{C}_{5}=100 \mathrm{nF}$ and $\mathrm{V}_{\mathrm{T} 5}=10.4 \mathrm{~V}, \mathrm{I}_{\mathrm{ch}}=13 \mu \mathrm{~A}, \mathrm{I}_{\text {dis }}=3 \mu \mathrm{~A}$, the time delay is as follows:
$\mathrm{t}_{\mathrm{d}}=100 \mathrm{nF} \times 10.4 \mathrm{~V} /(13 \mu \mathrm{~A}-3 \mu \mathrm{~A})$
$\mathrm{t}_{\mathrm{d}}=104 \mathrm{~ms}$

## Current Limitation

The lamp current is limited by a control amplifier to protect the external power transistor. The voltage drop across the external shunt resistor acts as the measured variable. Current limitation takes place for a voltage drop of $V_{T 1} \approx 100 \mathrm{mV}$. Owing to the difference $\mathrm{V}_{\mathrm{T} 1}-\mathrm{V}_{\mathrm{T} 2} \approx 10 \mathrm{mV}$, it ensures that current limitation occurs only when the short-circuit detection circuit has responded.
After a power-on reset, the output is inactive for half an oscillator cycle. During this time, the supply voltage capacitor can be charged so that current limitation is guaranteed in the event of a short-circuit when the IC is switched on for the first time.

## Pins 7 and 8, Charge Pump and Output

Pin 8 (output) is suitable for controlling a power MOSFET. During the active integration phase, the supply current of the operational amplifier is mainly supplied by the capacitor $\mathrm{C}_{3}$ (bootstrapping). In addition, a trickle charge is generated by an integrated oscillator ( $f_{7} \approx 400 \mathrm{kHz}$ ) and a voltage doubler circuit. This permits a gate voltage supply at a duty cycle of $100 \%$.

## Table of Electrical Parameters

Tamb $=-40^{\circ} \mathrm{C}$ to $+110^{\circ} \mathrm{C}$, VBatt $=9$ to 16.5 V , (basic function is guaranteed between 6.0 V to 9.0 V ) reference point ground, unless otherwise specified (see Figure 2). All other values refer to pin GND (pin 2).

| Parameter | Symbol | Test Conditions | Rate |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | Typ. | max |  |
| Pin 1 |  |  |  |  |  |  |
| Current Consumption | Is |  |  |  | 7.9 | mA |
| Supply voltage | $\mathrm{V}_{\text {batt }}$ | Overvoltage Detection, stage 1 |  |  | 25 | V |
| Stabilized voltage | $\mathrm{V}_{\mathrm{s}}$ | $1 \mathrm{~s}=10 \mathrm{~mA}$ | 24.5 |  | 27.0 | V |
| Level of the lowered battery voltage | $\mathrm{V}_{\text {batt }}$ | Switching on Switching off | $\begin{aligned} & 4.4 \\ & 4.8 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.4 \end{aligned}$ | $\begin{aligned} & 5.6 \\ & 6.0 \end{aligned}$ | V |
| Battery Overvoltage Detection |  |  |  |  |  |  |
| Stage 1 | $\mathrm{V}_{\text {batt }}$ | Switching on Switching off | $\begin{aligned} & 18.3 \\ & 16.7 \\ & \hline \end{aligned}$ | $\begin{aligned} & 20.0 \\ & 18.5 \\ & \hline \end{aligned}$ | $\begin{array}{r} 21.7 \\ 20.3 \\ \hline \end{array}$ | V |
| Stage 2 <br> Detection stage 2 | $\mathrm{V}_{\text {batt }}$ | Switching on Switching off | $\begin{aligned} & \hline 25.5 \\ & 19.5 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 28.5 \\ & 23.0 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 32.5 \\ & 26.5 \\ & \hline \end{aligned}$ | V |
| Stabilized voltage | $\mathrm{V}_{\text {S }}$ | $1 \mathrm{~s}=30 \mathrm{~mA}$ | 18.5 | 20.0 | 21.5 | V |
| Short- Circuit Protection, Pin 6 |  |  |  |  |  |  |
| short-circuit current limitation | $\mathrm{V}_{\text {T1 }}$ | $\mathrm{V}_{\mathrm{T} 1}=\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{6}$ | 85 | 100 | 120 | mV |
| Short circuit voltage | $\mathrm{V}_{\text {T2 }}$ | $\mathrm{V}_{T 2}=\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{6}$ | 75 | 90 | 105 |  |
|  | $\mathrm{V}_{T 1}-\mathrm{V}_{T 2}$ | $\mathrm{V}_{\mathrm{T} 2}=\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{6}$ | 3 | 10 | 30 |  |
| Delay Timer Short-circuit Detection, Vbatt =12.0V, Pin 5 |  |  |  |  |  |  |
| Switch off threshold | $\mathrm{V}_{\text {T5 }}$ | $\mathrm{V}_{\text {T5 }}=\mathrm{V}_{\mathrm{S}}-\mathrm{V}_{5}$ | 10.2 | 10.4 | 10.6 | V |
| Charge current | $\mathrm{I}_{\mathrm{ch}}$ |  |  | 13 |  | uA |
| Dicharge current | $\mathrm{I}_{\text {dis }}$ |  |  | 3 |  | uA |
| Capacitance current | $\mathrm{I}_{5}$ | $\mathrm{I}_{5}=\mathrm{I}_{\text {ch }} \mathrm{I}_{\text {dis }}$ | 5 | 10 | 15 | mA |
| Voltage doubler, Pin 7 |  |  |  |  |  |  |
| Voltage | $\mathrm{V}_{7}$ | Duty cycle 100\% | $2 \mathrm{~V}_{\mathrm{s}}$ |  |  | V |
| Oscillator frequency | $\mathrm{f}_{7}$ |  | 280 | 400 | 520 | kHz |
| Internal voltage limitation | $V_{7}$ | $1_{7}=5 \mathrm{~mA}$ (whichever is lower) | 26.0 | 27.5 | 30.0 | V |
|  |  |  | $\mathrm{V}_{\mathrm{S}+14}$ | $\mathrm{V}_{\mathrm{S}+15}$ | $\mathrm{V}_{\mathrm{S}+16}$ |  |
| Edge rate | $\alpha_{4}$ | $\begin{gathered} \mathrm{dV}_{8} / \mathrm{dt}_{8}=\mathrm{a}_{4} \mathrm{dV}_{4} / \mathrm{dt} \\ \mathrm{dV}_{8} / \mathrm{dt}_{\max } \\ \hline \end{gathered}$ | 53 | 63 | 72 | $\mathrm{V} / \mathrm{ms}$ |


| Parameter | Symbol | Test Conditions | Rate |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | Type | max |  |
| Gate Output, Pin 8 |  |  |  |  |  |  |
| Voltage | $\mathrm{V}_{8}$ | Low level | 0.35 | 0.70 | 0.95 | V |
|  |  | $\begin{gathered} \text { Vbatt }=16.5 \mathrm{~V} \\ \text { Tamb }=110^{\circ} \mathrm{C}, \\ R_{3}=150 \Omega \end{gathered}$ |  |  | 1.5* |  |
|  |  | High level, duty cycle 100\% |  | $\mathrm{V}_{7}$ |  |  |
| Current, | $\mathrm{I}_{8}$ | $\mathrm{V}_{8}=$ low level | 1.0 |  |  | mA |
|  |  | $\begin{gathered} \mathrm{V}_{8}=\text { high level, } \\ \mathrm{I}_{7}>\left\|\mathrm{I}_{8}\right\| \end{gathered}$ | -1.0 |  |  |  |
| Duty cycle | $\mathrm{t}_{\text {pмин }} / \mathrm{T}$ | Min: $\mathrm{C}_{2}=68 \mathrm{nF}$ | 15 | 18 | 21 | \% |
|  |  | Max: $\mathrm{V}_{\text {batt }} \leq 12.4 \mathrm{~V}$, | 100 |  |  |  |
|  |  | $\begin{aligned} \mathrm{V}_{\text {batt }} & =16.5 \mathrm{~V}, \\ \mathrm{C}_{2} & =68 \mathrm{nF} \end{aligned}$ | 65 | 73 | 81 |  |
| Oscillator, Pin 4 |  |  |  |  |  |  |
| Frequency | f |  | 10 |  | 2000 | Hz |
| Threshold cycle | $\alpha_{1}$ | $\mathrm{V}_{8}=$ High, $\alpha_{1}=\frac{\mathrm{V}_{\text {T100 }}}{\mathrm{V}_{\mathrm{S}}}$ | 0.68 | 0.7 | 0.72 |  |
| Upper | $\alpha_{2}$ | $\mathrm{V}_{8}=$ Low, $\alpha_{2}=\frac{\mathrm{V}_{\mathrm{T} \text { ¢ } 100}}{\mathrm{~V}_{\mathrm{S}}}$ | 0.65 | 0.67 | 0.69 |  |
| Lower | $\alpha_{3}$ | $\alpha_{3}=\frac{\mathrm{V}_{\mathrm{TL}}}{\mathrm{V}_{\mathrm{S}}}$ | 0.26 | 0.28 | 0.3 |  |
| Oscillator current | $\pm$ losc | $\mathrm{V}_{\text {batt }}=12.0 \mathrm{~V}$ | 34 | 45 | 54 | uA |
| Frequency | f | $\mathrm{C}_{4}$ is open, $\mathrm{C}_{2}=68 \mathrm{nF}$, duty cycle $=50 \%$ | 56 | 75 | 90 | Hz |

[^0]
## Application Circuit



Figure 4. Application Circuit

## Package Outline Dimension

 DIP-8
## N SUFFIX PLASTIC DIP

(MS - 001BA)


## $\phi[0.25(0.010) \mathbb{M}) \mathrm{T}$

## NOTES:

1. Dimensions "A", "B" do not include mold flash or protrusions.

Maximum mold flash or protrusions $0.25 \mathrm{~mm}(0.010)$ per side.


|  | Dimension, mm |  |
| :---: | :---: | :---: |
| Symbol | MIN | MAX |
| $\mathbf{A}$ | 8.51 | 10.16 |
| $\mathbf{B}$ | 6.1 | 7.11 |
| $\mathbf{C}$ |  | 5.33 |
| $\mathbf{D}$ | 0.36 | 0.56 |
| $\mathbf{F}$ | 1.14 | 1.78 |
| $\mathbf{G}$ | 2.54 |  |
| $\mathbf{H}$ | 7.62 |  |
| $\mathbf{J}$ | $0^{\circ}$ | $10^{\circ}$ |
| $\mathbf{K}$ | 2.92 | 3.81 |
| $\mathbf{L}$ | 7.62 | 8.26 |
| $\mathbf{M}$ | 0.2 | 0.36 |
| $\mathbf{N}$ | 0.38 |  |


[^0]:    * Reference point is battery ground

