

Description

The µPD27C1024A is a 1,048,576-bit ultraviolet erasable and electrically programmable ROM fabricated with an advanced CMOS process for substantial power savings. The device is organized as 65,536 words by 16 bits and operates from a single + 5-volt power supply. All inputs and outputs are TTL-compatible.

The µPD27C1024A is available in a 40-pin ceramic DIP with quartz window.

Features


- □ 65,536 x 16-bit organization
- □ Ultraviolet erasable and electrically programmable
- □ High-speed word and page programming
- Low power dissipation
 - 50 mA max (active)
 - 100 µA max (standby)
- □ TTL-compatible inputs and outputs
- □ Three-state outputs
- □ Single + 5-volt power supply
- Advanced CMOS technology
- 40-pin cerdip packaging with quartz window

Ordering Information

Part Number	Access Time (max)	Package
μPD27C1024AD-12	120 ns	40-pin cerdip with
D-15	150 ns	quartz window
D-20	200 ns	

Pin Configuration

40-Pin Cerdip




Pin Identification

Symbol	Function	
A ₀ - A ₁₅	Address inputs	
O ₀ - O ₁₅	Data outputs	
CE	Chip enable	
ŌĒ	Output enable	
PGM	Program	
GND	Ground	7
Vcc	+5-volt power supply	\sim
V _{PP}	Program voltage	
NC	No connection	
	M.DataShe	
		0_37



Block Diagram



Absolute Maximum Ratings

Operating temperature, TOPR	-10 to +80°C
Storage temperature, T _{STG}	-65 to +125°C
Output voltage, V _{OUT}	-0.6 to +7.0 V
Input voltage, V _{IN}	-0.6 to V _{CC} + 0.3 V
Input voltage, A ₉	-0.6 to +13.5 V
Supply voltage, V _{CC}	-0.6 to +7.0 V
Supply voltage, V _{PP}	-0.6 to +13.5 V

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

 $T_A = 25$ °C; f = 1 MHz; V_{IN} and $V_{OUT} = 0$ V

Parameter	Symbol	Min	Тур	Max	Unit
Input capacitance	C _{IN}			14	pF
Output capacitance	C _{OUT}			16	pF

Truth Table

Function	CE	ŌĒ	PGM	V _{PP}	Vcc	Outputs
Read	V _{IL}	V _{IL}	V _{IH}	5.0 V	5.0 V	D _{OUT}
Output disable	V _{IL}	V _{IH}	Х	5.0 V	5.0 V	High-Z
Standby	ViH	х	X	5.0 V	5.0 V	High-Z
Page data latch	V _{IH}	VIL	ViH	12.5 V	6.5 V	D _{IN}
Page program	VIH	ViH	V _{IL}	12.5 V	6.5 V	High-Z
Word program	V _{IL}	V _{IH}	VIL	12.5 V	6.5 V	D _{IN}
Program verify	V _{IL}	VIL	V _{IH}	12.5 V	6.5 V	D _{OUT}
Program inhibit	Х	VIL	V _{IL}	12.5 V	6.5 V	High-Z
_	Х	V _{iH}	V _{IH}	_		

Notes:

- (1) $X = V_{IL}$ or V_{IH} .
- (2) In read operation, \overline{PGM} must be set to V_{IH} at all times, or for at least 2 μ s before \overline{OE} or \overline{CE} returns to V_{IH} .



Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Read Operation or Stand	dby				
Supply voltage	Vcc	4.5	5.0	5.5	V
	V _{PP}	V _{CC} - 0.6	V _{CC}	V _{CC} + 0.6	٧
Input voltage, high	V _{IH}	2.0		V _{CC} + 0.3	V
Input voltage, low	V _{IL}	-0.3		0.8	V
Operating temperature	TA	0		70	
Programming Operation					
Supply voltage	V _{CC}	6.25	6.5	6.75	V
	V _{PP}	12.2	12.5	12.8	V
Input voltage, high	V _{IH}	2.0		V _{CC} + 0.3	V
Input voltage, low	V _{IL}	-0.3		0.8	٧
Operating temperature	TA	20	25	30	°C

DC Characteristics

 $= 0 \text{ to } +70^{\circ}\text{C}$: $V_{CC} = +5.0 \text{ V} \pm 10\%$: $V_{DD} = V_{CC} \pm 0.6 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Read Operation						
Output voltage, high	V _{OH1}	2.4			V	l _{OH} = -400 μA
	V _{OH2}	V _{CC} - 0.7			٧	I _{OH} = -100 μA
Output voltage, low	VoL			0.45	٧	I _{OL} = 2.1 mA
Output leakage current	ILO	-10		10	μА	$V_{OUT} = 0$ to V_{CC} ; $\overrightarrow{OE} = V_{IH}$
Input leakage current	ILI	-10		10	μΑ	V _{IN} = 0 to V _{CC}
V _{PP} current	Ірр		1	100	μА	$V_{PP} = V_{CC}$
V _{CC} current (active)	I _{CCA1}			15	mA	CE = VIL; VIN = VIH
. ,	ICCA2			50	mA	$f = 8.4 MHz; I_{OUT} = 0 mA$
V _{CC} current (standby)	lccs1			1	mA	CE = V _{IH} min
	lccs2		1	100	μА	$\overline{CE} \ge V_{CC} - 0.2 \text{ V}; V_{IN} = 0 \text{ to } V_{CC}$

DC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 V \pm 0.25; V_{PP} = +12.5 V \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Programming Operat	ion					
Output voltage, high	V _{OH}	2.4			٧	I _{OH} = -400 μA
Output voltage, low	V _{OL}			0.45	٧	l _{OL} = 2.1 mA
Input leakage current	I _{LI}	-10		10	μΑ	V _{IN} = 0 to V _{CC}
V _{PP} current	Ірр			50	mA	CE = PGM = V _{IL}
V _{CC} current	lcc			30	mA	



AC Characteristics

 $T_A = 0 \text{ to } +70^{\circ}\text{C}; V_{CC} = +5.0 \text{ V} \pm 10\%; V_{PP} = V_{CC} \pm 0.6 \text{ V}$

		μPD27C1024A-12		μPD27C1024A-15		μPD27C1024A-20			
		ргог/С	10244-12	μι D270	10244-15	<u> </u>			
Parameter S	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test Conditions
Read Operation									
Address to output delay	†ACC		120		150		200	ns	CE = OE = VIL
CE to output delay	t _{CE}		120		150		200	ns	ŌĒ = VIL
OE to output delay	toE		60		70		70	ns	CE = VIL
OE high to output float	t _{DF}	0	50	0	55	0	55	ns	CE = VIL
Address to output hold	toH	0		0		0		ns	CE = OE = VIL

AC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 \text{ V} \pm 0.25; V_{PP} = +12.5 \text{ V} \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Page Programming Operat	ion					
Address setup time	t _{AS}	2			μs	
CE setup time	tces	2			μs	
Data setup time	t _{DS}	2			μs	
Address hold time	t _{AH}	2			μs	
	tAHL	2			μs	
	t _{AHV}	0			μs	
Data hold time	t _{DH}	2			μs	
OE to output float time	t _{DF}	0		130	ns	
V _{PP} setup time	t _{VPS}	2			μs	
V _{CC} setup time	t _{VCS}	2			μs	
Program pulse width	t _{PW}	0.095	0.1	0.105	ms	
OE setup time	toes	2			μs	
OE to output delay	toE			150	ns	
OE pulse width during data latch	† _{LW}	1			μs	
PGM setup time	t _{PGMS}	2			μs	
CE hold time	t _{CEH}	2			μs	
OE hold time	toeh	2			μѕ	




AC Characteristics (cont) $T_A = 25 \pm 5^{\circ}C; V_{CC} = +6.5 \text{ V} \pm 0.25; V_{PP} = +12.5 \text{ V} \pm 0.3$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Word Programming Ope	ration					
Address setup time	t _{AS}	2			μ\$	
OE setup time	toes	2			μs	
Data setup time	t _{DS}	2			μs	
Address hold time	t _{AH}	2			μs	
Data hold time	t _{DH}	2			μs	
OE to output float time	t _{DF}	0		130	ns	
V _{pp} setup time	t _{VPS}	2			μs	
V _{CC} setup time	tvcs	2			μs	
Program pulse width	t _{PW}	0.095	0.1	0.105	ms	
CE setup time	tCES	2			μs	
OE to output delay	toE			150	ns	

Notes:

(1) Input pulse levels = 0.45 to 2.4 V; input and output timing reference levels = 0.8 and 2.0 V; input rise and fall times ≤ 20 ns. See figure 1 for output load.

Figure 1. Output Load





PROGRAMMING

Before programming the μ PD27C1024A, erase all data; this sets all data bits high. The μ PD27C1024A is originally shipped in this condition. To begin programming, first raise V_{CC} to +6.5 V \pm 0.25, and then raise V_{PP} to 12.5 V \pm 0.3. At this point, data to be programmed can be directly input in 16-bit format through the data bus. Programming causes relevant bits to go low.

Word Programming

For word programming, \overline{CE} should be set low and \overline{OE} high to start programming at the initial address. A 0.1-ms pulse is applied to \overline{PGM} , as shown in the word programming portion of the timing waveforms, and \overline{OE} goes low to verify the 16 bits prior to making a program/no program decision. If the word is not programmed, another 0.1-ms pulse is applied to \overline{PGM} , up to a maximum of 10 times, before the next address is input. If the bits are not programmed in 10 tries, reject the device as a program failure.

After all addresses are programmed, lower both V_{CC} and V_{PP} to $+5.0~V~\pm~10\%$ and verify all data again.

Page Programming

To begin page programming, $\overline{\text{CE}}$ and $\overline{\text{PGM}}$ should be set high and $\overline{\text{OE}}$ pulsed low twice to latch the addressed two-word, one-page data. $\overline{\text{CE}}$ and $\overline{\text{OE}}$ subsequently go high and a 0.1-ms program pulse is applied to $\overline{\text{PGM}}$, as shown in the page programming portion of the timing waveforms. Immediately thereafter, $\overline{\text{CE}}$ and $\overline{\text{OE}}$ go low to verify the data prior to a program/no program decision being made. If the two words of page data $\overline{\text{are}}$ not programmed, another 0.1-ms pulse is applied to $\overline{\text{PGM}}$, up to a maximum of 10 times. If the page is not programmed in 10 tries, reject the device as a program failure.

Program Inhibit

The program inhibit option can be used in either word or page operation to program one of multiple $\mu PD27C1024A$ devices whose \overline{CE} pins are independent and \overline{OE} , V_{PP} , and O_0 through O_{15} pins are connected in parallel. For word programming, \overline{OE} must be high and \overline{CE} of the device to be programmed low. For page programming, both \overline{OE} and \overline{CE} must be high. Applying a low-level TTL pulse to \overline{PGM} of the device to be programmed and a high-level TTL pulse to the \overline{PGM} pins of the other devices enables the one device to be programmed while the others are inhibited.

Program Verification

To verify that the device is correctly programmed, execute a normal read cycle with a high logic level applied to the \overline{PGM} pin and a low logic level applied to the \overline{CE} and \overline{OE} pins of the device to be verified. A high should be applied to the \overline{CE} or \overline{OE} pin of all other devices.

Erasure


Erase data on the μ PD27C1024A by exposing it to light with a wavelength shorter than 400 nm. Since exposure to direct sunlight or room-level fluorescent light could also erase the data, mask the window to prevent unintentional erasure by ultraviolet rays. Opaque labels are supplied with every device.

Data is typically erased by ultraviolet rays with a wavelength of 254 nm. A minimum integrated dose of 15 W-sec/cm² (ultraviolet lighting intensity multiplied by exposure time) is required to completely erase written data. Using an ultraviolet lamp rated at 12,000 $\mu\text{W/cm}^2$, it takes approximately 20 minutes to complete erasure. Place the $\mu\text{PD27C1024A}$ within 2.5 cm of the lamp tubes and remove any filter on the lamp.



Timing Waveforms

Read Cycle





Timing Waveforms (cont)

Page Programming Cycle







Figure 2. Page Programming Flowchart





Timing Waveforms (cont)

Word Programming Cycle






Figure 3 Word Programming Flowchart

