#### TENTATIVE TOSHIBA MULTI-CHIP INTEGRATED CIRCUIT SILICON GATE CMOS

# SRAM AND FLASH MEMORY MIXED MULTI-CHIP PACKAGE **DESCRIPTION**

The TH50VSF3680/3681AASB is a mixed multi-chip package containing a 8,388,608-bit Full CMOS SRAM and a 67,108,864-bit flash memory. The CIOS and CIOF inputs can be used to select the optimal memory configuration. The power supply. FLASH MEMORY a Simultaneous Read/Write operation so that data can be read during a Write or Erase operation. The TH50VSF3680/3681AASB can range from 2.7~V to 3.3~V. The TH50VSF3680/3681AASB is available in a 69-pin BGA package, making it suitable for a variety of design applications.

#### **FEATURES**

• Power supply voltage  $V_{CCs} = 2.7 \ V \sim 3.3 \ V$   $V_{CCf} = 2.7 \ V \sim 3.3 \ V$ 

• Data retention supply voltage  $V_{CCs} = 1.5 \text{ V} \sim 3.3 \text{ V}$ 

• Current consumption

Operating: 45 mA maximum (CMOS level)

Standby:  $10 \mu A$  maximum (SRAM CMOS level) Standby:  $10 \mu A$  maximum (FLASH)

• Block erase architecture for flash memory

 $8 \times 8$  Kbytes  $63 \times 64$  Kbytes

Organization

CIOF	CIOS	Flash Memory	SRAM
Vcc	V <sub>CC</sub>	4,194,304 words of 16 bits	524,288 words of 16 bits
$V_{CC}$	V <sub>SS</sub>	4,194,304 words of 16 bits	1,048,576 words of 8 bits
$V_{SS}$	VSS	8,388,608 words of 8 bits	1,048,576 words of 8 bits

- Function mode control for flash memory Compatible with JEDEC-standard commands
- Flash memory functions

Byte/Word Mode

Simultaneous Read/Write operations
Auto-Program
Auto Chip Erase, Auto Block Erase
Auto Multiple-Block Erase
Program Suspend/Resume
Block-Erase Suspend/Resume
Data Polling/Toggle Bit function
Block Protection/Boot Block Protection
Automatic Sleep, Hidden ROM Area Supports
Common Flash Memory Interface (CFI)

- Erase and Program cycle for flash memory 10<sup>5</sup> cycles (typical)
- Boot block architecture for flash memory TH50VSF3680AASB: Top boot block TH50VSF3681AASB: Bottom boot block
- Package

P-FBGA69-1209-0.80A3: 0.31 g (typ.)

### **PIN ASSIGNMENT** (TOP VIEW)

Case: CIOF = V<sub>CC</sub>, CIOS = V<sub>CC</sub> (×16, ×16)

	1	2	3	4	5	6	7	8	9	10
Α	NC									NC
В	NC									NC
С	NC		A7	LB	$\overline{\text{WP}}\text{/ACC}$	$\overline{WE}$	A8	A11		
D		А3	A6	ŪВ	RESET	CE2S	A19	A12	A15	
Ε		A2	A5	A18	RY/BY	A20	A9	A13	A21	
F	NC	A1	A4	A17			A10	A14	NC	NC
G	NC	A0	$V_{SS}$	DQ1			DQ6	DU	A16	NC
Н		CEF	ŌĒ	DQ9	DQ3	DQ4	DQ13	DQ15	CIOF	
J		CE1S	DQ0	DQ10	$V_{CCf}$	$V_{\text{CCs}}$	DQ12	DQ7	$V_{SS}$	
Κ			DQ8	DQ2	DQ11	CIOS	DQ5	DQ14		
L	NC									NC
М	NC									NC
										-

#### PIN NAMES

A0~A22 Address Inputs  A12S A12 Input for SRAM  A12F A12 Input for Flash Memory  SA A19 Input for SRAM  DQ0~DQ15 Data Inputs/Outputs  CETS , CE2S Chip Enable Input for SRAM  OEF Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB , UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  CIOF Word Enable Input for Flash Memory  VCCs Power Supply for Flash Memory		
A12F A12 Input for Flash Memory  SA A19 Input for SRAM  DQ0~DQ15 Data Inputs/Outputs  CETS, CE2S Chip Enable Inputs for SRAM  OE Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB, UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  VCCs Power Supply for SRAM  VCCf Power Supply for Flash Memory	A0~A22	Address Inputs
SA A19 Input for SRAM  DQ0~DQ15 Data Inputs/Outputs  CETS, CE2S Chip Enable Inputs for SRAM  OEF Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB, UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  VCCs Power Supply for SRAM  VCCf Power Supply for Flash Memory	A12S	A12 Input for SRAM
DQ0~DQ15 Data Inputs/Outputs  CETS , CE2S Chip Enable Inputs for SRAM  CEF Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB , UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  CIOF Word Enable Input for SRAM  VCCs Power Supply for SRAM  VCCf Power Supply for Flash Memory	A12F	A12 Input for Flash Memory
CEIS , CE2S Chip Enable Inputs for SRAM  CEF Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB , UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for Flash Memory  VCCs Power Supply for Flash Memory	SA	A19 Input for SRAM
CEF Chip Enable Input for Flash Memory  OE Output Enable Input  WE Write Enable Input  LB, UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for Flash Memory  VCCs Power Supply for Flash Memory	DQ0~DQ15	Data Inputs/Outputs
OE Output Enable Input  WE Write Enable Input  LB, UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for Flash Memory  VCCs Power Supply for Flash Memory	CE1S , CE2S	Chip Enable Inputs for SRAM
WE Write Enable Input  \[ \bar{LB}  \bar{UB} \] Data Byte Control Input  \[ \bar{RY/BY} \] Ready/Busy Output  \[ \bar{RESET} \] Hardware Reset Input  \[ \bar{WP/ACC} \] Write Protect/Program Acceleration Input  \[ \bar{CIOS} \] Word Enable Input for SRAM  \[ \bar{CIOF} \] Word Enable Input for Flash Memory  \[ \bar{VCCs} \] Power Supply for Flash Memory	CEF	Chip Enable Input for Flash Memory
LB , UB Data Byte Control Input  RY/BY Ready/Busy Output  RESET Hardware Reset Input  WP/ACC Write Protect/Program Acceleration Input  CIOS Word Enable Input for SRAM  CIOF Word Enable Input for Flash Memory  VCCs Power Supply for SRAM  VCCf Power Supply for Flash Memory	ŌĒ	Output Enable Input
RY/BY Ready/Busy Output RESET Hardware Reset Input WP/ACC Write Protect/Program Acceleration Input CIOS Word Enable Input for SRAM CIOF Word Enable Input for Flash Memory VCCs Power Supply for SRAM VCCf Power Supply for Flash Memory	WE	Write Enable Input
RESET Hardware Reset Input WP/ACC Write Protect/Program Acceleration Input CIOS Word Enable Input for SRAM CIOF Word Enable Input for Flash Memory VCCs Power Supply for SRAM VCCf Power Supply for Flash Memory	LB, UB	Data Byte Control Input
WP/ACC Write Protect/Program Acceleration Input CIOS Word Enable Input for SRAM CIOF Word Enable Input for Flash Memory VCCs Power Supply for SRAM VCCf Power Supply for Flash Memory	RY/BY	Ready/Busy Output
CIOS Word Enable Input for SRAM CIOF Word Enable Input for Flash Memory VCCs Power Supply for SRAM VCCf Power Supply for Flash Memory	RESET	Hardware Reset Input
CIOF Word Enable Input for Flash Memory  V <sub>CCs</sub> Power Supply for SRAM  V <sub>CCf</sub> Power Supply for Flash Memory	WP/ACC	Write Protect/Program Acceleration Input
V <sub>CCs</sub> Power Supply for SRAM V <sub>CCf</sub> Power Supply for Flash Memory	CIOS	Word Enable Input for SRAM
V <sub>CCf</sub> Power Supply for Flash Memory	CIOF	Word Enable Input for Flash Memory
	V <sub>CCs</sub>	Power Supply for SRAM
V 0	V <sub>CCf</sub>	Power Supply for Flash Memory
vss Ground	V <sub>SS</sub>	Ground
NC Not Connected	NC	Not Connected
DU Don't Use	DU	Don't Use

000707EBA2

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer,
when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid
situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to
property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

<sup>•</sup> The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.



## **PIN ASSIGNMENT (TOP VIEW)**

• Case: CIOF =  $V_{CC}$ , CIOS =  $V_{SS}$  (×16, ×8)

	1	2	3	4	5	6	7	8	9	10
Α	NC									NC
В	NC									NC
С	NC		A7	DU	$\overline{\text{WP}}/\text{ACC}$	$\overline{WE}$	A8	A11		
D		А3	A6	DU	RESET	CE2S	A19	A12	A15	
Е		A2	A5	A18	RY/BY	A20	A9	A13	A21	
F	NC	A1	A4	A17			A10	A14	NC	NC
G	NC	A0	$V_{SS}$	DQ1			DQ6	SA	A16	NC
Н		CEF	ŌĒ	DQ9	DQ3	DQ4	DQ13	DQ15	CIOF	
J		CE1S	DQ0	DQ10	$V_{CCf}$	$V_{CCs}$	DQ12	DQ7	$V_{SS}$	
Κ			DQ8	DQ2	DQ11	CIOS	DQ5	DQ14		
L	NC									NC
М	NC									NC

Case: CIOF =  $V_{SS}$ , CIOS =  $V_{SS}$  (×8, ×8)

	1	2	3	4	5	6	7	8	9	10
Α	NC									NC
В	NC									NC
С	NC		A7	DU	WP/ACC	WE	A8	A11		
D		А3	A6	DU	RESET	CE2S	A20	A13	A16	
Е		A2	A5	A19	$RY/\overline{BY}$	A21	A9	A14	A22	
F	NC	A1	A4	A18			A10	A15	NC	NC
G	NC	A0	$V_{SS}$	DQ1			DQ6	A12S	A17	NC
Н		CEF	ŌĒ	DU	DQ3	DQ4	DU	A12F	CIOF	
J		CE1S	DQ0	DU	$V_{CCf}$	$V_{\text{CCs}}$	DU	DQ7	$V_{SS}$	
Κ			DU	DQ2	DU	CIOS	DQ5	DU		
L	NC									NC
М	NC									NC

Note: A12F and A12S should be wired and used as A12 pin.

000707EBA2


<sup>The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.</sup> 

The information contained herein is subject to change without notice.



### **BLOCK DIAGRAM**



### **MODE SELECTION**

OPERATION MODE	CEF	CE1S	CE2S	ŌĒ	WE	RESET	ŪB	ΙΒ	WP/ACC	DQ0~DQ7	DQ8~DQ15
	L	Н	Х	L	Н	Н	Х	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
Flash Read	L	Х	L	L	Н	Н	Х	Х	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
	Н	L	Н	L	Н	Н	L	L	Х	D <sub>OUT</sub>	D <sub>OUT</sub>
SRAM Read	Н	L	Н	L	Н	Н	Н	L	Х	D <sub>OUT</sub>	Hi-Z
	Н	L	Н	L	Н	Н	L	Н	Х	Hi-Z	D <sub>OUT</sub>
Flash Write	L	Н	Х	Н	L	Н	Х	Х	Х	D <sub>IN</sub>	D <sub>IN</sub>
Flash white	L	Х	L	Н	L	Н	Х	Х	Х	D <sub>IN</sub>	D <sub>IN</sub>
	Н	L	Н	Χ	L	Н	L	L	Х	D <sub>IN</sub>	D <sub>IN</sub>
SRAM Write	Н	L	Н	Х	L	Н	Н	L	Х	D <sub>IN</sub>	Hi-Z
	Н	L	Н	Х	L	Н	L	Н	Х	Hi-Z	D <sub>IN</sub>
Fleeb Output Disable	Х	Н	Х	Н	Н	Х	Х	Х	Х	Hi-Z	Hi-Z
Flash Output Disable	Х	Х	L	Н	Н	Х	Х	Х	Х	Hi-Z	Hi-Z
CDAM Output Disable	Н	Х	Х	Н	Н	Х	Х	Х	Х	Hi-Z	Hi-Z
SRAM Output Disable	Н	Х	Х	Х	Х	Х	Н	Н	Х	Hi-Z	Hi-Z
Flash Standby	Н	Х	Х	Х	Х	Н	Х	Х	Х	S	S
Flash Hardware Reset / Standby	х	х	х	Х	Х	L	Х	Х	х	S	S
SDAM Standby	Х	Н	Х	Х	Х	Х	Х	Х	Х	F	F
SRAM Standby	Х	Х	L	Х	Х	Х	Х	Х	Х	F	F

Notes:  $L = V_{IL}$ ;  $H = V_{IH}$ ;  $X = V_{IH}$  or  $V_{IL}$ 

F: Depends on flash memory operation mode. S: Depends on SRAM operation mode.

When  $CIOS = V_{CC}$  and  $CIOF = V_{CC}$ , Word Mode is selected for both SRAM and flash memory.

Does not apply when  $\overline{CEF} = \overline{CE1S} = V_{IL}$  and  $CE2S = V_{IH}$  at the same time.



## **ID CODE TABLE**

	TYPE	A21~A12	A6	A1	A0	CODE (HEX) <sup>(1)</sup>
Manufacturer Co	de	*	L	L	L	0098H
Device Code	TH50VSF3680AASB	*	L	L	Н	0093H
Device Code	TH50VSF3681AASB	*	L	L	Н	0095H
Verify Block Prot	ect	BA <sup>(2)</sup>	L	Н	L	Data <sup>(3)</sup>

Note:  $* = V_{IH}$  or  $V_{IL}$  $L = V_{IL}$   $H = V_{IH}$ 

(1) DQ8~DQ15 are Hi-Z in Byte mode

(2) BA: Block address(3) 0001H: Protected block0000H: Unprotected block



### **COMMAND SEQUENCES**

COMMANI		BUS WRITE	FIRST WRITE			ND BUS CYCLE	THIRD WRITE C			TH BUS CYCLE		BUS CYCLE		I BUS CYCLE
SEQUENC	E	CYCLES REQ'D	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
Read/Reset		1	XXXH	F0H										
Read/Reset	Word	3	555H	AAH	2AAH	55H	555H	F0H	RA <sup>(1)</sup>	RD <sup>(2)</sup>				
Ttodd/Ttooot	Byte		AAAH	7001	555H	0011	AAAH	1 011		110				
ID Read	Word	3	555H	AAH	2AAH	55H	BK <sup>(3)</sup> + 555H	90H	IA <sup>(4)</sup>	ID <sup>(5)</sup>				
ID Read	Byte	5	AAAH	AAII	555H	3311	BK <sup>(3)</sup> + AAAH	3011	Σ.	טו				
Auto-Program	Word	4	555H	AAH	2AAH	55H	555H	АОН	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Auto-Program	Byte	4	AAAH	ААП	555H	5511	AAAH	АОП	FA	PD				
Program Susper	nd	1	вк <sup>(3)</sup>	ВОН										
Program Resum	e	1	вк <sup>(3)</sup>	30H										
Auto Chip	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Erase	Byte	0	AAAH	AAII	555H	3311	AAAH	0011	AAAH	AAII	555H	3311	AAAH	1011
Auto Block	Word	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	BA <sup>(8)</sup>	30H
Erase	Byte	0	AAAH	AAII	555H	3311	AAAH	0011	AAAH	AAII	555H	3311	DA	3011
Block Erase Sus	pend	1	BK <sup>(3)</sup>	вон										
Block Erase Res	sume	1	вк <sup>(3)</sup>	30H										
Block Protect		4	XXXH	60H	BPA <sup>(9)</sup>	60H	XXXH	40H	вра <sup>(9)</sup>	BPD <sup>(10)</sup>				
Verify Block	Word	0	555H		2AAH	5511	BK <sup>(3)</sup> + 555H	90H	вра <sup>(9)</sup>	BPD <sup>(10)</sup>				
Protect	Byte	3	АААН	AAH	555H	55H	BK <sup>(3)</sup> + AAAH	90H	вра	BPD				
Fast Program	Word		555H		2AAH	5511	555H	0011						
Set	Byte	3	AAAH	AAH	555H	55H	AAAH	20H						
Fast Program		2	XXXH	A0H	PA <sup>(6)</sup>	PD <sup>(7)</sup>								
Fast Program Re	eset	2	XXXH	90H	XXXH	F0H <sup>(13)</sup>								
Hidden ROM	Word	3	555H	AAH	2AAH	55H	555H	88H						
Mode Entry	Byte	3	AAAH	ААП	555H	5511	AAAH	ооп						
Hidden ROM	Word	4	555H	AAH	2AAH	55H	555H	A0H	PA <sup>(6)</sup>	PD <sup>(7)</sup>				
Program	Byte	4	AAAH	ААП	555H	JUN	AAAH	АОП	FA	רט				
Hidden ROM	Word	6	555H	AAH	2AAH	5E□	555H	8UH	555H	A A LI	2AAH	5EU	BA <sup>(8)</sup>	30口
Erase	Byte	6	AAAH	ААП	555H	55H	AAAH	80H	AAAH	AAH	555H	55H	DA	30H
Hidden ROM	Word	4	555H	AAH	2AAH	55H	555H	90H	XXXH	00H				
Mode Exit	Byte	+	AAAH	AAN	555H	JJII	AAAH	9UH	ΛΛΛΠ	ООП				
	Word		BK <sup>(3)</sup> +											
İ						(40)	1			l		1	1	l
Query Command	vvoid	2	55H BK <sup>(3)</sup> +	98H	CA <sup>(11)</sup>	CD <sup>(12)</sup>								

Note: The system should generate the following address patterns: • Byte mode when V<sub>IL</sub> is inputted to CIOF, and addresses Word Mode: 555H or 2AAH to addresses A10~A0

Byte Mode: AAAH or 555H to addresses A10~A0, A12F DQ8~DQ15 are ignored in Word mode.

- (1) RA: Read Address
- (2) RD: Read Data
- (3) BK: Bank Address = A21~A15
- Bank Address and ID Read Address (A6, A1, A0) (9) BPA: Block Address and ID Read Address (A6, A1, A0) Bank Address = A21~A15 Manufacturer Code = (0, 0, 0)Device Code = (0, 0, 1)
- (5) ID: ID Data
  - 0098H Manufacturer Code
  - 0093H Device Code (TH50VSF3680AASB)
  - 0095H Device Code (TH50VSF3681AASB)
  - 0001H Protected Block

- are A22~A0
- Write mode when V<sub>IH</sub> is inputted to CIOF, and addresses are A21~A0
- Valid addresses are A10~A0 when a command is entered.
- (6) PA: Program Address
- (7) PD: Program Data
- (8) BA: Block Address = A21~A12
- Block Address = A21~A12 ID Read Address = (0, 1, 0)
- (10) BPD: Verify Data
- (11) CA: CFI Address
- (12) CD: CFI Data
- (13) F0H: 00H is valid too



## **BLOCK ERASE ADDRESS TABLES**

## (1) TH50VSF3680AASB (top boot block)

					BLC	OCK A	DDRE	ESS				ADDRES	S RANGE
BANK #	BLOCK #			BANK	ADD	RESS						ADDRES	3 NANGL
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	L	*	*	*	000000H~00FFFH	000000H~007FFFH
	BA1	L	L	L	L	L	L	Н	*	*	*	010000H~01FFFFH	008000H~00FFFFH
	BA2	L	L	L	L	L	Н	L	*	*	*	020000H~02FFFFH	010000H~017FFFH
BK0	BA3	L	L	Г	L	L	Н	Н	*	*	*	030000H~03FFFFH	018000H~01FFFFH
BRO	BA4	L	L	L	L	Η	L	L	*	*	*	040000H~04FFFFH	020000H~027FFFH
	BA5	L	L	L	L	Η	L	Н	*	*	*	050000H~05FFFFH	028000H~02FFFFH
	BA6	L	L	┙	Ы	Ι	Η	L	*	*	*	060000H~06FFFFH	030000H~037FFFH
	BA7	L	L	L	L	Η	Н	Н	*	*	*	070000H~07FFFFH	038000H~03FFFFH
	BA8	L	L	L	Н	L	L	L	*	*	*	080000H~08FFFFH	040000H~047FFFH
	BA9	L	L	L	Н	L	L	Н	*	*	*	090000H~09FFFFH	048000H~04FFFFH
	BA10	L	L	L	Н	L	Н	L	*	*	*	0A0000H~0AFFFFH	050000H~057FFFH
BK1	BA11	L	L	L	Н	L	Н	Н	*	*	*	0B0000H~0BFFFFH	058000H~05FFFFH
BKI	BA12	L	L	L	Н	Н	L	L	*	*	*	0C0000H~0CFFFFH	060000H~067FFFH
	BA13	L	L	L	Η	Η	L	Н	*	*	*	0D0000H~0DFFFFH	068000H~06FFFFH
	BA14	L	L	L	Η	Η	Η	L	*	*	*	0E0000H~0EFFFFH	070000H~077FFFH
	BA15	L	L	Г	Н	Н	Н	Н	*	*	*	0F0000H~0FFFFH	078000H~07FFFFH
	BA16	L	L	Н	L	L	L	L	*	*	*	100000H~10FFFFH	080000H~087FFFH
	BA17	L	L	Ι	L	L	L	Н	*	*	*	110000H~11FFFFH	088000H~08FFFFH
	BA18	L	L	Н	L	L	Н	L	*	*	*	120000H~12FFFFH	090000H~097FFFH
BK2	BA19	L	L	Н	L	L	Н	Н	*	*	*	130000H~13FFFFH	098000H~09FFFFH
BNZ	BA20	L	L	Ι	L	Н	L	L	*	*	*	140000H~14FFFFH	0A0000H~0A7FFFH
	BA21	L	L	Н	L	Н	L	Н	*	*	*	150000H~15FFFFH	0A8000H~0AFFFFH
	BA22	L	L	Ι	Ш	Ι	Η	L	*	*	*	160000H~16FFFFH	0B0000H~0B7FFFH
	BA23	L	L	Ι	L	Н	Н	Н	*	*	*	170000H~17FFFFH	0B8000H~0BFFFFH
	BA24	L	L	Н	Н	L	L	L	*	*	*	180000H~18FFFFH	0C0000H~0C7FFFH
	BA25	L	L	Н	Н	L	L	Н	*	*	*	190000H~19FFFFH	0C8000H~0CFFFFH
	BA26	L	L	Н	Н	L	Н	L	*	*	*	1A0000H~1AFFFFH	0D0000H~0D7FFFH
DV2	BA27	L	L	Н	Η	L	Н	Н	*	*	*	1B0000H~1BFFFFH	0D8000H~0DFFFFH
BK3	BA28	L	L	Н	Η	Н	L	L	*	*	*	1C0000H~1CFFFFH	0E0000H~0E7FFFH
	BA29	L	L	Н	Η	Н	L	Н	*	*	*	1D0000H~1DFFFFH	0E8000H~0EFFFFH
	BA30	L	L	Н	Η	Н	Н	L	*	*	*	1E0000H~1EFFFFH	0F0000H~0F7FFFH
	BA31	L	L	Н	Н	Н	Н	Н	*	*	*	1F0000H~1FFFFFH	0F8000H~0FFFFH

DANIK	DI GOL				BLC	OCK A	DDRE	ESS	1			ADDRES	S RANGE
BANK #	BLOCK #			BANK	ADD	RESS						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA32	L	Н	L	L	L	L	L	*	*	*	200000H~20FFFFH	100000H~107FFFH
	BA33	L	Н	L	L	L	L	Н	*	*	*	210000H~21FFFFH	108000H~10FFFFH
	BA34	L	Н	L	L	L	Н	L	*	*	*	220000H~22FFFFH	110000H~117FFFH
BK4	BA35	L	Н	L	L	L	Н	Н	*	*	*	230000H~23FFFFH	118000H~11FFFFH
BICT	BA36	L	Н	L	L	Н	L	L	*	*	*	240000H~24FFFFH	120000H~127FFFH
	BA37	L	Н	L	L	Н	L	Н	*	*	*	250000H~25FFFFH	128000H~12FFFFH
	BA38	L	Н	L	L	Н	Н	L	*	*	*	260000H~26FFFFH	130000H~137FFFH
	BA39	L	Н	L	L	Н	Н	Н	*	*	*	270000H~27FFFH	138000H~13FFFFH
	BA40	L	Н	L	Н	L	L	L	*	*	*	280000H~28FFFFH	140000H~147FFFH
	BA41	L	Н	L	Н	L	L	Н	*	*	*	290000H~29FFFFH	148000H~14FFFFH
	BA42	L	Н	L	Н	L	Н	L	*	*	*	2A0000H~2AFFFH	150000H~157FFFH
BK5	BA43	L	Н	┙	Ι	┙	Ι	Н	*	*	*	2B0000H~2BFFFFH	158000H~15FFFFH
BKS	BA44	L	Н	Ы	Ι	Ι	Ы	L	*	*	*	2C0000H~2CFFFFH	160000H~167FFFH
	BA45	L	Н	Ы	Ι	Ι	Ы	Н	*	*	*	2D0000H~2DFFFFH	168000H~16FFFFH
	BA46	L	Н	L	Ι	Ι	Ι	L	*	*	*	2E0000H~2EFFFFH	170000H~177FFFH
	BA47	L	Н	┙	Ι	Ι	Ι	Н	*	*	*	2F0000H~2FFFFFH	178000H~17FFFFH
	BA48	L	Н	Н	L	L	L	L	*	*	*	300000H~30FFFFH	180000H~187FFFH
	BA49	L	Н	Ι	L	L	L	Н	*	*	*	310000H~31FFFFH	188000H~18FFFFH
	BA50	L	Н	Н	L	L	Η	L	*	*	*	320000H~32FFFFH	190000H~197FFFH
BK6	BA51	L	Н	Ι	Ы	Ы	Ι	Н	*	*	*	330000H~33FFFFH	198000H~19FFFFH
BKO	BA52	L	Н	Ι	┙	Ι	┙	L	*	*	*	340000H~34FFFFH	1A0000H~1A7FFFH
	BA53	L	Н	Η	L	Η	L	Н	*	*	*	350000H~35FFFFH	1A8000H~1AFFFFH
	BA54	L	Н	Η	L	Η	Η	L	*	*	*	360000H~36FFFFH	1B0000H~1B7FFFH
	BA55	L	Н	Ι	┙	Ι	Ι	Н	*	*	*	370000H~37FFFFH	1B8000H~1BFFFFH
	BA56	L	Н	Н	Н	L	L	L	*	*	*	380000H~38FFFFH	1C0000H~1C7FFFH
	BA57	L	Н	Н	Н	L	L	Н	*	*	*	390000H~39FFFFH	1C8000H~1CFFFFH
	BA58	L	Н	Н	Н	L	Н	L	*	*	*	3A0000H~3AFFFFH	1D0000H~1D7FFFH
DI/7	BA59	L	Н	Н	Н	L	Н	Н	*	*	*	3B0000H~3BFFFFH	1D8000H~1DFFFFH
BK7	BA60	L	Н	Н	Н	Н	L	L	*	*	*	3C0000H~3CFFFFH	1E0000H~1E7FFFH
	BA61	L	Н	Н	Н	Н	L	Н	*	*	*	3D0000H~3DFFFFH	1E8000H~1EFFFFH
	BA62	L	Н	Ι	Η	Η	Ι	L	*	*	*	3E0000H~3EFFFFH	1F0000H~1F7FFFH
	BA63	L	Н	Н	Н	Н	Н	Н	*	*	*	3F0000H~3FFFFFH	1F8000H~1FFFFFH

DANIK	DI GOL				BLO	OCK A	DDRE	ESS				ADDRES	S RANGE
BANK #	BLOCK #			BANK	ADD	RESS						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA64	Н	L	L	L	L	L	L	*	*	*	400000H~40FFFFH	200000H~207FFFH
	BA65	Н	L	L	L	L	L	Н	*	*	*	410000H~41FFFFH	208000H~20FFFFH
	BA66	Н	L	L	L	L	Н	L	*	*	*	420000H~42FFFFH	210000H~217FFFH
BK8	BA67	Н	L	L	L	L	Н	Н	*	*	*	430000H~43FFFFH	218000H~21FFFFH
БКо	BA68	Н	L	Ы	Ы	Ι	Ы	L	*	*	*	440000H~44FFFFH	220000H~227FFFH
	BA69	Н	L	Ы	Ы	Ι	Ы	Н	*	*	*	450000H~45FFFFH	228000H~22FFFFH
	BA70	Н	L	L	L	Н	Н	L	*	*	*	460000H~46FFFFH	230000H~237FFFH
	BA71	Н	L	L	L	Η	Η	Н	*	*	*	470000H~47FFFFH	238000H~23FFFFH
	BA72	Н	L	Ы	Η	Ы	Ы	L	*	*	*	480000H~48FFFFH	240000H~247FFFH
	BA73	Н	L	L	Н	L	L	Н	*	*	*	490000H~49FFFFH	248000H~24FFFFH
	BA74	Н	L	L	Н	L	Н	L	*	*	*	4A0000H~4AFFFFH	250000H~257FFFH
BK9	BA75	Н	L	L	Н	L	Н	Н	*	*	*	4B0000H~4BFFFFH	258000H~25FFFFH
PVA	BA76	Н	L	L	Н	Н	L	L	*	*	*	4C0000H~4CFFFFH	260000H~267FFFH
	BA77	Н	L	L	Н	Н	L	Н	*	*	*	4D0000H~4DFFFFH	268000H~26FFFFH
	BA78	Н	L	L	Н	Н	Н	L	*	*	*	4E0000H~4EFFFFH	270000H~277FFFH
	BA79	Н	L	L	Н	Н	Н	Н	*	*	*	4F0000H~4FFFFFH	278000H~27FFFFH
	BA80	Н	L	Н	L	L	L	L	*	*	*	500000H~50FFFFH	280000H~287FFFH
	BA81	Н	L	Н	L	L	L	Н	*	*	*	510000H~51FFFFH	288000H~28FFFFH
	BA82	Н	L	Н	L	L	Н	L	*	*	*	520000H~52FFFFH	290000H~297FFFH
DK10	BA83	Н	L	Н	L	L	Н	Н	*	*	*	530000H~53FFFFH	298000H~29FFFFH
BK10	BA84	Н	L	Н	L	Н	L	L	*	*	*	540000H~54FFFFH	2A0000H~2A7FFFH
	BA85	Н	L	Н	L	Н	L	Н	*	*	*	550000H~55FFFFH	2A8000H~2AFFFFH
	BA86	Н	L	Н	L	Н	Н	L	*	*	*	560000H~56FFFFH	2B0000H~2B7FFFH
	BA87	Н	L	Н	L	Н	Н	Н	*	*	*	570000H~57FFFFH	2B8000H~2BFFFFH
	BA88	Н	L	Н	Н	L	L	L	*	*	*	580000H~58FFFFH	2C0000H~2C7FFFH
	BA89	Н	L	Н	Н	L	L	Н	*	*	*	590000H~59FFFFH	2C8000H~2CFFFFH
	BA90	Н	L	Н	Н	L	Н	L	*	*	*	5A0000H~5AFFFFH	2D0000H~2D7FFFH
DIZ44	BA91	Н	L	Н	Н	L	Н	Н	*	*	*	5B0000H~5BFFFFH	2D8000H~2DFFFFH
BK11	BA92	Н	L	Н	Н	Н	L	L	*	*	*	5C0000H~5CFFFFH	2E0000H~2E7FFFH
	BA93	Н	L	Н	Н	Н	L	Н	*	*	*	5D0000H~5DFFFFH	2E8000H~2EFFFFH
	BA94	Н	L	Н	Н	Н	Н	L	*	*	*	5E0000H~5EFFFFH	2F0000H~2F7FFFH
	BA95	Н	L	Н	Н	Н	Н	Н	*	*	*	5F0000H~5FFFFFH	2F8000H~2FFFFFH

BANK	BLOCK				BLO	OCK A	DDRE	ESS	1			ADDRES	S RANGE
#	#		1	BANK	ADD	RESS	1	ı		1	ı		
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA96	Н	Н	L	L	L	L	L	*	*	*	600000H~60FFFH	300000H~307FFFH
	BA97	Н	Н	L	L	L	L	Н	*	*	*	610000H~61FFFH	308000H~30FFFFH
	BA98	Н	Н	L	┙	L	Н	L	*	*	*	620000H~62FFFFH	310000H~317FFFH
BK12	BA99	Н	Н	Г	L	L	Н	Н	*	*	*	630000H~63FFFFH	318000H~31FFFFH
DK12	BA100	Н	Н	L	L	Н	L	L	*	*	*	640000H~64FFFH	320000H~327FFFH
	BA101	Н	Н	L	L	Н	L	Н	*	*	*	650000H~65FFFFH	328000H~32FFFFH
	BA102	Н	Н	L	L	Н	Н	L	*	*	*	660000H~66FFFFH	330000H~337FFFH
	BA103	Н	Н	L	L	Н	Н	Н	*	*	*	670000H~67FFFH	338000H~33FFFFH
	BA104	Н	Н	L	Н	L	L	L	*	*	*	680000H~68FFFFH	340000H~347FFFH
	BA105	Н	Н	L	Н	L	L	Н	*	*	*	690000H~69FFFFH	348000H~34FFFFH
	BA106	Н	Н	L	Н	L	Н	L	*	*	*	6A0000H~6AFFFFH	350000H~357FFFH
DICAG	BA107	Н	Н	L	Н	L	Н	Н	*	*	*	6B0000H~6BFFFFH	358000H~35FFFFH
BK13	BA108	Н	Н	L	Н	Н	L	L	*	*	*	6C0000H~6CFFFFH	360000H~367FFFH
	BA109	Н	Н	L	Н	Н	L	Н	*	*	*	6D0000H~6DFFFFH	368000H~36FFFFH
	BA110	Н	Н	L	Н	Н	Н	L	*	*	*	6E0000H~6EFFFFH	370000H~377FFFH
	BA111	Н	Н	L	Н	Н	Н	Н	*	*	*	6F0000H~6FFFFH	378000H~37FFFFH
	BA112	Н	Н	Н	L	L	L	L	*	*	*	700000H~70FFFH	380000H~387FFFH
	BA113	Н	Н	Н	L	L	L	Н	*	*	*	710000H~71FFFFH	388000H~38FFFFH
	BA114	Н	Н	Н	L	L	Н	L	*	*	*	720000H~72FFFH	390000H~397FFFH
DICAA	BA115	Н	Н	Н	L	L	Н	Н	*	*	*	730000H~73FFFFH	398000H~39FFFFH
BK14	BA116	Н	Н	Н	L	Н	L	L	*	*	*	740000H~74FFFH	3A0000H~3A7FFFH
	BA117	Н	Н	Н	L	Н	L	Н	*	*	*	770000H~75FFFFH	3A8000H~3AFFFFH
	BA118	Н	Н	Н	L	Н	Н	L	*	*	*	760000H~76FFFH	3B0000H~3B7FFFH
	BA119	Н	Н	Н	L	Н	Н	Н	*	*	*	770000H~77FFFFH	3B8000H~3BFFFFH
	BA120	Н	Н	Н	Н	L	L	L	*	*	*	780000H~78FFFFH	3C0000H~3C7FFFH
	BA121	Н	Н	Н	Н	L	L	Н	*	*	*	790000H~79FFFFH	3C8000H~3CFFFFH
	BA122	Н	Н	Н	Н	L	Н	L	*	*	*	7A0000H~7AFFFFH	3D0000H~3D7FFFH
BK15	BA123	Н	Н	Н	Н	L	Н	Н	*	*	*	7B0000H~7BFFFFH	3D8000H~3DFFFFH
	BA124	Н	Н	Н	Н	Н	L	L	*	*	*	7C0000H~7CFFFFH	3E0000H~3E7FFFH
	BA125	Н	Н	Н	Н	Н	L	Н	*	*	*	7D0000H~7DFFFFH	3E8000H~3EFFFFH
	BA126	Н	Н	Н	Н	Н	Н	L	*	*	*	7E0000H~7EFFFFH	3F0000H~3F7FFFH



	BANK BLOCK				BLO	OCK A	DDRE	ESS				ADDRES	S DANCE
BANK #	BLOCK #			BANK	( ADD	RESS	A17 A16 A15 A14 A13 A12 BYTE MODE WORD MODE  H H H L L L 7F0000H~7F1FFFH 3F8000H~3F8FFFH  H H H L L H 7F2000H~7F3FFFH 3F9000H~3F9FFFH						
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA127	Н	Н	Н	Η	Н	Н	Н	┙	L	L	7F0000H~7F1FFFH	3F8000H~3F8FFFH
	BA128	Н	Н	Н	Ι	Н	Н	Н	L	L	Н	7F2000H~7F3FFFH	3F9000H~3F9FFFH
	BA129	Н	Н	Н	Η	Н	Н	Н	L	Н	L	7F4000H~7F5FFFH	3FA000H~3FAFFFH
BK16	BA130	Н	Н	Н	Н	Н	Н	Н	L	Н	Н	7F6000H~7F7FFFH	3FB000H~3FBFFFH
BICTO	BA131	Н	Н	Н	Η	Н	Н	Н	Η	L	L	7F8000H~7F9FFFH	3FC000H~3FCFFFH
	BA132	Н	Н	Н	Η	Н	Н	Н	Η	L	Н	7FA000H~7FBFFFH	3FD000H~3FDFFFH
	BA133	Н	Н	Н	Η	Н	Н	Н	Η	Н	L	7FC000H~7FDFFFH	3FE000H~3FEFFFH
	BA134	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	7FE000H~7FFFFH	3FF000H~3FFFFFH



## (2) TH50VSF3681AASB (bottom boot block)

					BLO	OCK A	DDRE	ESS				ADDRES	e DANCE
BANK #	BLOCK #			BANK	( ADD	RESS						ADDRES	S RANGE
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA0	L	L	L	L	L	L	L	L	L	L	000000H~001FFFH	000000H~000FFFH
	BA1	L	L	L	L	L	L	L	L	L	Н	002000H~003FFFH	001000H~001FFFH
	BA2	L	L	L	L	L	L	L	L	Н	L	004000H~005FFFH	002000H~002FFFH
DKO	BA3	L	L	L	L	L	L	L	L	Н	Н	006000H~007FFFH	003000H~003FFFH
BK0	BA4	L	L	L	L	L	L	L	Н	L	L	008000H~009FFFH	004000H~004FFFH
	BA5	L	L	L	L	L	L	L	Н	L	Н	00A000H~00BFFFH	005000H~005FFFH
	BA6	L	L	L	L	L	L	L	Н	Н	L	00C000H~00DFFFH	006000H~006FFFH
	BA7	L	L	L	L	L	L	L	Н	Н	Н	00E000H~00FFFFH	007000H~007FFFH
	BA8	L	L	L	L	L	L	Н	*	*	*	010000H~01FFFFH	008000H~00FFFFH
	BA9	L	L	L	L	L	Н	L	*	*	*	020000H~02FFFFH	010000H~017FFFH
	BA10	L	L	L	L	L	Н	Н	*	*	*	030000H~03FFFFH	018000H~01FFFFH
BK1	BA11	L	L	L	L	Н	L	L	*	*	*	040000H~04FFFFH	020000H~027FFFH
	BA12	L	L	L	L	Н	L	Н	*	*	*	050000H~05FFFFH	028000H~02FFFFH
	BA13	L	L	L	L	Н	Н	L	*	*	*	060000H~06FFFFH	030000H~037FFFH
	BA14	L	L	L	L	Н	Н	Н	*	*	*	070000H~07FFFH	038000H~03FFFFH
	BA15	L	L	L	Н	L	L	L	*	*	*	080000H~08FFFFH	040000H~047FFFH
	BA16	L	L	L	Н	L	L	Н	*	*	*	090000H~09FFFFH	048000H~04FFFFH
	BA17	L	L	L	Н	L	Н	L	*	*	*	0A0000H~0AFFFFH	050000H~057FFFH
DK3	BA18	L	L	L	Н	L	Н	Н	*	*	*	0B0000H~0BFFFFH	058000H~05FFFFH
BK2	BA19	L	L	L	Н	Н	L	L	*	*	*	0C0000H~0CFFFFH	060000H~067FFFH
	BA20	L	L	L	Н	Н	L	Н	*	*	*	0D0000H~0DFFFFH	068000H~06FFFFH
	BA21	L	L	L	Н	Н	Н	L	*	*	*	0E0000H~0EFFFFH	070000H~077FFFH
	BA22	L	L	L	Н	Н	Н	Н	*	*	*	0F0000H~0FFFFH	078000H~07FFFFH
	BA23	L	L	Н	L	L	L	L	*	*	*	100000H~10FFFFH	080000H~087FFFH
	BA24	L	L	Н	L	L	L	Н	*	*	*	110000H~11FFFFH	088000H~08FFFFH
	BA25	L	L	Н	L	L	Н	L	*	*	*	120000H~12FFFFH	090000H~097FFFH
BK3	BA26	L	L	Н	L	L	Н	Н	*	*	*	130000H~13FFFFH	098000H~09FFFFH
מאם	BA27	L	L	Н	L	Н	L	L	*	*	*	140000H~14FFFFH	0A0000H~0A7FFFH
	BA28	L	L	Н	L	Н	L	Н	*	*	*	150000H~15FFFFH	0A8000H~0AFFFFH
	BA29	L	L	Н	L	Н	Н	L	*	*	*	160000H~16FFFFH	0B0000H~0B7FFFH
	BA30	L	L	Н	L	Н	Н	Н	*	*	*	170000H~17FFFFH	0B8000H~0BFFFFH

DANK	DI OCK				BLC	OCK A	DDRE	ESS	Ī			ADDRES	S RANGE
BANK #	BLOCK #		T	BANK	ADD	RESS	1	ı		1	T		
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA31	L	L	Н	Н	L	L	L	*	*	*	180000H~18FFFFH	0C0000H~0C7FFFH
	BA32	L	L	Н	Н	L	L	Н	*	*	*	190000H~19FFFFH	0C8000H~0CFFFFH
	BA33	L	L	Н	Н	L	Н	L	*	*	*	1A0000H~1AFFFFH	0D0000H~0D7FFFH
BK4	BA34	L	L	Н	Н	L	Н	Н	*	*	*	1B0000H~1BFFFFH	0D8000H~0DFFFFH
BIXT	BA35	L	L	Н	Н	Н	L	L	*	*	*	1C0000H~1CFFFFH	0E0000H~0E7FFH
	BA36	L	L	Н	Н	Н	L	Н	*	*	*	1D0000H~1DFFFFH	0E8000H~0EFFFFH
	BA37	L	L	Н	Н	Н	Н	L	*	*	*	1E0000H~1EFFFFH	0F0000H~0F7FFH
	BA38	L	L	Н	Н	Н	Н	Н	*	*	*	1F0000H~1FFFFFH	0F8000H~0FFFFH
	BA39	L	Н	L	L	L	L	L	*	*	*	200000H~20FFFFH	100000H~107FFFH
	BA40	L	Н	L	L	L	L	Н	*	*	*	210000H~21FFFFH	108000H~10FFFFH
	BA41	L	Н	L	L	L	Н	L	*	*	*	220000H~22FFFFH	110000H~117FFFH
BK5	BA42	L	Н	L	L	L	Н	Н	*	*	*	230000H~23FFFFH	118000H~11FFFFH
BKS	BA43	L	Н	L	L	Η	L	L	*	*	*	240000H~24FFFFH	120000H~127FFFH
	BA44	L	Н	L	L	Η	L	Н	*	*	*	250000H~25FFFFH	128000H~12FFFFH
	BA45	L	Н	L	L	Ι	Ι	L	*	*	*	260000H~26FFFFH	130000H~137FFFH
	BA46	L	Н	L	┙	Ι	Ι	Н	*	*	*	270000H~27FFFFH	138000H~13FFFFH
	BA47	L	Н	L	Ι	Ш	Ы	L	*	*	*	280000H~28FFFFH	140000H~147FFFH
	BA48	L	Н	L	Τ	L	L	Н	*	*	*	290000H~29FFFFH	148000H~14FFFFH
	BA49	L	Н	L	Н	L	Η	L	*	*	*	2A0000H~2AFFFFH	150000H~157FFFH
BK6	BA50	L	Н	L	Ι	Ш	Ι	Н	*	*	*	2B0000H~2BFFFFH	158000H~15FFFFH
BKO	BA51	L	Н	L	Ι	Н	L	L	*	*	*	2C0000H~2CFFFFH	160000H~167FFFH
	BA52	L	Н	L	Н	Η	L	Н	*	*	*	2D0000H~2DFFFFH	168000H~16FFFFH
	BA53	L	Н	L	Ι	Ι	Ι	L	*	*	*	2E0000H~2EFFFFH	170000H~177FFFH
	BA54	L	Н	L	Ι	Н	Н	Н	*	*	*	2F0000H~2FFFFFH	178000H~17FFFFH
	BA55	L	Н	Н	L	L	L	L	*	*	*	300000H~30FFFFH	180000H~187FFFH
	BA56	L	Н	Н	L	L	L	Н	*	*	*	310000H~31FFFFH	188000H~18FFFFH
	BA57	L	Н	Н	L	L	Н	L	*	*	*	320000H~32FFFFH	190000H~197FFFH
DV7	BA58	L	Н	Н	L	L	Н	Н	*	*	*	330000H~33FFFFH	198000H~19FFFFH
BK7	BA59	L	Н	Н	L	Н	L	L	*	*	*	340000H~34FFFFH	1A0000H~1A7FFFH
	BA60	L	Н	Н	L	Н	L	Н	*	*	*	350000H~35FFFFH	1A8000H~1AFFFFH
	BA61	L	Н	Н	L	Н	Н	L	*	*	*	360000H~36FFFFH	1B0000H~1B7FFFH
	BA62	L	Н	Н	L	Ι	Ι	Н	*	*	*	370000H~37FFFFH	1B8000H~1BFFFFH

DANIK	DI GOL				BLO	OCK A	DDRE	ESS				ADDRES	S RANGE
BANK #	BLOCK #			BANK	ADD	RESS						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA63	L	Н	Н	Н	L	L	L	*	*	*	380000H~38FFFFH	1C0000H~1C7FFFH
	BA64	L	Н	Н	Н	L	L	Н	*	*	*	390000H~39FFFFH	1C8000H~1CFFFFH
	BA65	L	Н	Н	Н	L	Н	L	*	*	*	3A0000H~3AFFFFH	1D0000H~1D7FFFH
BK8	BA66	L	Н	Н	Н	L	Н	Н	*	*	*	3B0000H~3BFFFFH	1D8000H~1DFFFFH
БКо	BA67	L	Н	Н	Н	Н	L	L	*	*	*	3C0000H~3CFFFFH	1E0000H~1E7FFFH
	BA68	L	Н	Η	Η	Η	L	Н	*	*	*	3D0000H~3DFFFFH	1E8000H~1EFFFFH
	BA69	L	Н	Н	Н	Н	Н	L	*	*	*	3E0000H~3EFFFFH	1F0000H~1F7FFFH
	BA70	L	Н	Ι	Η	Ι	Ι	Н	*	*	*	3F0000H~3FFFFFH	1F8000H~1FFFFFH
	BA71	Н	L	L	L	L	L	L	*	*	*	400000H~40FFFFH	200000H~207FFFH
	BA72	Н	L	L	L	L	L	Н	*	*	*	410000H~41FFFFH	208000H~20FFFFH
	BA73	Н	L	Ы	Ы	Ы	Ι	L	*	*	*	420000H~42FFFFH	210000H~217FFFH
BK9	BA74	Н	L	Г	L	L	Н	Н	*	*	*	430000H~43FFFFH	218000H~21FFFFH
DK9	BA75	Н	L	L	L	Н	L	L	*	*	*	440000H~44FFFFH	220000H~227FFFH
	BA76	Н	L	L	L	Н	L	Н	*	*	*	450000H~45FFFFH	228000H~22FFFFH
	BA77	Н	L	L	L	Н	Н	L	*	*	*	460000H~46FFFFH	230000H~237FFFH
	BA78	Н	L	Г	L	Н	Н	Н	*	*	*	470000H~47FFFFH	238000H~23FFFFH
	BA79	Н	L	L	Н	L	L	L	*	*	*	480000H~48FFFFH	240000H~247FFFH
	BA80	Н	L	Г	Н	L	L	Н	*	*	*	490000H~49FFFFH	248000H~24FFFFH
	BA81	Н	L	L	Н	L	Н	L	*	*	*	4A0000H~4AFFFFH	250000H~257FFFH
DK10	BA82	Н	L	L	Н	L	Н	Н	*	*	*	4B0000H~4BFFFFH	258000H~25FFFFH
BK10	BA83	Н	L	Г	Н	Н	L	L	*	*	*	4C0000H~4CFFFFH	260000H~267FFFH
	BA84	Н	L	L	Н	Н	L	Н	*	*	*	4D0000H~4DFFFFH	268000H~26FFFFH
	BA85	Н	L	L	Н	Η	Η	L	*	*	*	4E0000H~4EFFFFH	270000H~277FFFH
	BA86	Н	L	Г	Н	Н	Н	Н	*	*	*	4F0000H~4FFFFFH	278000H~27FFFFH
	BA87	Н	L	Н	L	L	L	L	*	*	*	500000H~50FFFFH	280000H~287FFFH
	BA88	Н	L	Н	L	L	L	Н	*	*	*	510000H~51FFFFH	288000H~28FFFFH
	BA89	Н	L	Ι	L	L	Ι	L	*	*	*	520000H~52FFFFH	290000H~297FFFH
DI/44	BA90	Н	L	Ι	L	L	Ι	Н	*	*	*	530000H~53FFFFH	298000H~29FFFFH
BK11	BA91	Н	L	Ι	L	Η	L	L	*	*	*	540000H~54FFFFH	2A0000H~2A7FFFH
	BA92	Н	L	Н	L	Н	L	Н	*	*	*	550000H~55FFFFH	2A8000H~2AFFFFH
	BA93	Н	L	Н	L	Н	Н	L	*	*	*	560000H~56FFFFH	2B0000H~2B7FFFH
	BA94	Н	L	Н	L	Н	Н	Н	*	*	*	570000H~57FFFFH	2B8000H~2BFFFFH

					BLO	OCK A	DDRE	ESS				ADDRES	S RANGE
BANK #	BLOCK #			BANK	ADD	RESS						ADDICES	3 NANGE
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA95	Н	L	Н	Н	L	L	L	*	*	*	580000H~58FFFFH	2C0000H~2C7FFFH
	BA96	Н	L	Н	Н	L	L	Н	*	*	*	590000H~59FFFFH	2C8000H~2CFFFFH
	BA97	Н	L	Н	Н	L	Н	L	*	*	*	5A0000H~5AFFFFH	2D0000H~2D7FFFH
BK12	BA98	Н	L	Н	Н	L	Н	Н	*	*	*	5B0000H~5BFFFFH	2D8000H~2DFFFFH
DK 12	BA99	Н	L	Н	Н	Н	L	L	*	*	*	5C0000H~5CFFFFH	2E0000H~2E7FFFH
	BA100	Н	L	Н	Н	Н	L	Н	*	*	*	5D0000H~5DFFFFH	2E8000H~2EFFFFH
	BA101	Н	L	Ι	Ι	Ι	Н	L	*	*	*	5E0000H~5EFFFFH	2F0000H~2F7FFFH
	BA102	Н	L	Н	Н	Н	Н	Н	*	*	*	5F0000H~5FFFFFH	2F8000H~2FFFFFH
	BA103	Н	Н	L	L	L	L	L	*	*	*	600000H~60FFFH	300000H~307FFFH
	BA104	Н	Н	┙	┙	┙	L	Н	*	*	*	610000H~61FFFFH	308000H~30FFFFH
	BA105	Н	Н	Ы	Ы	L	Н	L	*	*	*	620000H~62FFFFH	310000H~317FFFH
BK13	BA106	Н	Н	Г	L	L	Н	Н	*	*	*	630000H~63FFFFH	318000H~31FFFFH
DK 13	BA107	Н	Н	L	L	Н	L	L	*	*	*	640000H~64FFFFH	320000H~327FFFH
	BA108	Н	Н	Ы	Ы	Ι	L	Н	*	*	*	650000H~65FFFFH	328000H~32FFFFH
	BA109	Н	Н	L	L	Η	Н	L	*	*	*	660000H~66FFFFH	330000H~337FFFH
	BA110	Н	Н	L	L	Н	Н	Н	*	*	*	670000H~67FFFH	338000H~33FFFFH
	BA111	Н	Н	L	Н	L	L	L	*	*	*	680000H~68FFFFH	340000H~347FFFH
	BA112	Н	Н	L	Η	L	L	Н	*	*	*	690000H~69FFFFH	348000H~34FFFFH
	BA113	Н	Н	Ы	Η	L	Н	L	*	*	*	6A0000H~6AFFFH	350000H~357FFFH
BK14	BA114	Н	Н	L	Н	L	Н	Н	*	*	*	6B0000H~6BFFFFH	358000H~35FFFFH
DK 14	BA115	Н	Н	Г	Н	Н	L	L	*	*	*	6C0000H~6CFFFFH	360000H~367FFFH
	BA116	Н	Н	Ы	Η	Ι	L	Н	*	*	*	6D0000H~6DFFFFH	368000H~36FFFFH
	BA117	Н	Н	L	Η	Η	Н	L	*	*	*	6E0000H~6EFFFFH	370000H~377FFFH
	BA118	Н	Н	L	Н	Н	Н	Н	*	*	*	6F0000H~6FFFFH	378000H~37FFFFH
	BA119	Н	Н	Н	L	L	L	L	*	*	*	700000H~70FFFFH	380000H~387FFFH
	BA120	Н	Н	Н	L	L	L	Н	*	*	*	710000H~71FFFFH	388000H~38FFFFH
	BA121	Н	Н	Ι	L	L	Н	L	*	*	*	720000H~72FFFFH	390000H~397FFFH
DI/15	BA122	Н	Н	Н	L	L	Н	Н	*	*	*	730000H~73FFFFH	398000H~39FFFFH
BK15	BA123	Н	Н	Н	L	Н	L	L	*	*	*	740000H~74FFFFH	3A0000H~3A7FFFH
	BA124	Н	Н	Н	L	Н	L	Н	*	*	*	750000H~75FFFFH	3A8000H~3AFFFFH
	BA125	Н	Н	Н	L	Н	Н	L	*	*	*	760000H~76FFFFH	3B0000H~3B7FFFH
	BA126	Н	Н	Н	L	Н	Н	Н	*	*	*	770000H~77FFFFH	3B8000H~3BFFFFH



	BANK BLOCK				BLO	OCK A	DDRE	ESS				ADDRES	S DANGE
BANK #	BLOCK #			BANK	( ADD	RESS	ADDRESS RANGE S						
		A21	A20	A19	A18	A17	A16	A15	A14	A13	A12	BYTE MODE	WORD MODE
	BA127	Н	Η	Н	Н	L	L	L	*	*	*	780000H~78FFFFH	3C0000H~3C7FFFH
	BA128	Н	Н	Н	Н	L	L	Н	*	*	*	790000H~79FFFFH	3C8000H~3CFFFFH
	BA129	Н	Η	Н	Н	L	Ι	L	*	*	*	7A0000H~7AFFFFH	3D0000H~3D7FFFH
BK16	BA130	Н	Ι	Н	Н	L	Ι	Н	*	*	*	7B0000H~7BFFFFH	3D8000H~3DFFFFH
BICTO	BA131	Н	Ι	Н	Н	Н	Ы	L	*	*	*	7C0000H~7CFFFFH	3E0000H~3E7FFH
	BA132	Н	Ι	Н	Н	Н	Ы	Н	*	*	*	7D0000H~7DFFFFH	3E8000H~3EFFFFH
	BA133	Н	Η	Н	Н	Н	Η	L	*	*	*	7E0000H~7EFFFFH	3F0000H~3F7FFFH
	BA134	Н	Н	Н	Н	Н	Н	Н	*	*	*	7FE000H~7FFFFH	3F8000H~3FFFFFH



## **BLOCK SIZE TABLE**

## (1) TH50VSF3680AASB (top boot block)

BLOCK	#		BANK	BANK	( SIZE	BLOCK
#	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	COUNT
BA0~BA7	64 Kbytes	32 Kwords	BK0	512 Kbytes	256 Kwords	8
BA8~BA15	64 Kbytes	32 Kwords	BK1	512 Kbytes	256 Kwords	8
BA16~BA23	64 Kbytes	32 Kwords	BK2	512 Kbytes	256 Kwords	8
BA24~BA31	64 Kbytes	32 Kwords	BK3	512 Kbytes	256 Kwords	8
BA32~BA39	64 Kbytes	32 Kwords	BK4	512 Kbytes	256 Kwords	8
BA40~BA47	64 Kbytes	32 Kwords	BK5	512 Kbytes	256 Kwords	8
BA48~BA55	64 Kbytes	32 Kwords	BK6	512 Kbytes	256 Kwords	8
BA56~BA63	64 Kbytes	32 Kwords	BK7	512 Kbytes	256 Kwords	8
BA64~BA71	64 Kbytes	32 Kwords	BK8	512 Kbytes	256 Kwords	8
BA72~BA79	64 Kbytes	32 Kwords	ВК9	512 Kbytes	256 Kwords	8
BA80~BA87	64 Kbytes	32 Kwords	BK10	512 Kbytes	256 Kwords	8
BA88~BA95	64 Kbytes	32 Kwords	BK11	512 Kbytes	256 Kwords	8
BA96~BA103	64 Kbytes	32 Kwords	BK12	512 Kbytes	256 Kwords	8
BA104~BA111	64 Kbytes	32 Kwords	BK13	512 Kbytes	256 Kwords	8
BA112~BA119	64 Kbytes	32 Kwords	BK14	512 Kbytes	256 Kwords	8
BA120~BA126	64 Kbytes	32 Kwords	BK15	448 Kbytes	224 Kwords	7
BA127~BA134	8 Kbytes	4 Kwords	BK16	64 Kbytes	32 Kwords	8



## (2) TH50VSF3681AASB (bottom boot block)

BLOCK	BLOC	K SIZE	BANK	BANK	SIZE	BLOCK
#	BYTE MODE	WORD MODE	#	BYTE MODE	WORD MODE	COUNT
BA0~BA7	8 Kbytes	4 Kwords	BK0	64 Kbytes	32 Kwords	8
BA8~BA14	64 Kbytes	32 Kwords	BK1	448 Kbytes	224 Kwords	7
BA15~BA22	64 Kbytes	32 Kwords	BK2	512 Kbytes	256 Kwords	8
BA23~BA30	64 Kbytes	32 Kwords	BK3	512 Kbytes	256 Kwords	8
BA31~BA38	64 Kbytes	32 Kwords	BK4	512 Kbytes	256 Kwords	8
BA39~BA46	64 Kbytes	32 Kwords	BK5	512 Kbytes	256 Kwords	8
BA47~BA54	64 Kbytes	32 Kwords	BK6	512 Kbytes	256 Kwords	8
BA55~BA62	64 Kbytes	32 Kwords	BK7	512 Kbytes	256 Kwords	8
BA63~BA70	64 Kbytes	32 Kwords	BK8	512 Kbytes	256 Kwords	8
BA71~BA78	64 Kbytes	32 Kwords	BK9	512 Kbytes	256 Kwords	8
BA79~BA86	64 Kbytes	32 Kwords	BK10	512 Kbytes	256 Kwords	8
BA87~BA94	64 Kbytes	32 Kwords	BK11	512 Kbytes	256 Kwords	8
BA95~BA102	64 Kbytes	32 Kwords	BK12	512 Kbytes	256 Kwords	8
BA103~BA110	64 Kbytes	32 Kwords	BK13	512 Kbytes	256 Kwords	8
BA111~BA118	64 Kbytes	32 Kwords	BK14	512 Kbytes	256 Kwords	8
BA119~BA126	64 Kbytes	32 Kwords	BK15	512 Kbytes	256 Kwords	8
BA127~BA134	64 Kbytes	32 Kwords	BK16	512 Kbytes	256 Kwords	8



### **ABSOLUTE MAXIMUM RATINGS**

SYMBOL	PARAMETER	RANGE	UNIT
V <sub>CC</sub>	V <sub>CCs</sub> /V <sub>CCf</sub> Supply Voltage	-0.3~4.2	V
V <sub>IN</sub>	Input Voltage <sup>(1)</sup>	-0.3~4.2	V
$V_{DQ}$	Input/Output Voltage	-0.5~V <sub>CC</sub> + 0.5 (≤ 4.2)	V
T <sub>opr</sub>	Operating Temperature	-20~85	°C
P <sub>D</sub>	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10 s)	260	°C
I <sub>OSHORT</sub>	Output Short Circuit Current <sup>(2)</sup>	100	mA
N <sub>EW</sub>	Erase/Program Cycling Capability	100,000	Cycle
T <sub>stg</sub>	Storage Temperature	<b>−55~125</b>	°C

<sup>(1)</sup> -2.0 V for pulse width  $\leq 20 \text{ ns}$ 

### **HARDWARE STATUS FLAGS**

		STATUS		DQ7	DQ6	DQ5	DQ3	DQ2	RY/BY
	Auto Prog	ramming		DQ7	Toggle	0	0	1	0
	Read in P	rogram Suspend <sup>(1)</sup>	)	Data	Data	Data	Data	Data	Hi-Z
		Erase Hold Time	Selected <sup>(2)</sup>	0	Toggle	0	0	Toggle	0
	In Auto-	Erase Hold Time	Non-Selected <sup>(3)</sup>	0	Toggle	0	0	1	0
In Progress	Erase	Auto-Erase	Selected	0	Toggle	0	1	Toggle	0
In Progress		Auto-Erase	Non-Selected	0	Toggle	0	1	1	0
		Read	Selected	1	1	0	0	Toggle	Hi-Z
	In Erase	Reau	Non-Selected	Data	Data	Data	Data	Data	Hi-Z
	Suspend	Dragramming	Selected	DQ7	Toggle	0	0	Toggle	0
		Programming	Non-Selected	DQ7	Toggle	0	0	1	0
	Auto Prog	ramming		DQ7	Toggle	1	0	1	0
Time Limit Exceeded	Auto-Eras	е		0	Toggle	1	1	N/A	0
	Programm	ing in Erase Susp	end	DQ7	Toggle	1	0	N/A	0

Notes: DQ outputs cell data and  $RY/\overline{BY}$  to high impedence when the operation has completed.

DQ0 and DQ1 pins are reserved for futyre use.

DQ0, DQ1 and DQ4 output 0.

- (1) Data output from an address to which Write is being performed are undefined.
- (2) Output when the block address selected for Auto Block Erase is specified and data is read from there. During Auto Chip Erase, all blocks are selected.
- (3) Output when a block address not selected for Auto Block Erase of same bank as selected block is specified and data is read from there.

<sup>(2)</sup> Output shorted for no more than one second. No more than one output shorted at a time



## **RECOMMENDED DC OPERATING CONDITIONS** (Ta = $-20^{\circ}$ ~85°C)

SYMBOL	PARAMETER	MIN	TYP.	MAX	UNIT
V <sub>CCs</sub> /V <sub>CCf</sub>	Power Supply Voltage	2.7	_	3.3	
$V_{IH}$	Input High-Level Voltage	2.2	_	V <sub>CC</sub> + 0.3	
V <sub>IL</sub>	Input Low-Level Voltage	-0.3 <sup>(1)</sup>	_	V <sub>CC</sub> × 0.2	
V <sub>DH</sub>	Data Retention Voltage for SRAM	1.5	_	3.3	V
V <sub>LKO</sub>	Flash Low-Lock Voltage	2.3	_	2.5	
V <sub>ACC</sub>	High Voltage for WP/ACC	8.5	_	9.5	
V <sub>ID</sub>	High Voltage for RESET	11.4	_	12.6	

<sup>(1)</sup> -2.0 V for pulse width  $\leq 20 \text{ ns}$ 

## **CAPACITANCE** (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	CONDITION	MIN	TYP.	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	_	_	TBD	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	_	_	TBD	pF

Note: These parameters are sampled periodically and are not tested for every device.



## $\underline{DC\ CHARACTERISTICS}\ (Ta = -20^{\circ} - 85^{\circ}C,\ V_{CCs}/V_{CCf} = 2.7\ V - 3.3\ V)$

SYMBOL	PARAMETER		CONDITION		MIN	TYP.	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V~V <sub>CC</sub>			_	_	±1	μА
I <sub>ILW</sub>	Input Leakage Current (WP/ACC pin)	0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>			_	_	±10	μА
I <sub>SOH</sub>	SRAM Output High Current	$V_{OH} = V_{CCs} - 0.5 V$			-0.5	_	_	mA
I <sub>SOL</sub>	SRAM Output Low Current	V <sub>OL</sub> = 0.4 V			2.1	_		mA
I <sub>FOH1</sub>	Flash Output High Current (TTL)	V <sub>OH</sub> = 2.4 V			-0.4	_	_	mA
l==	Flash Output High Current	$V_{OH} = V_{CCf} \times 0.85$			-2.5			mA
IFOH2	(CMOS)	$V_{OH} = V_{CCf} - 0.4 V$			-100			μΑ
I <sub>FOL</sub>	Flash Output Low Current	$V_{OL} = 0.4 V$			4	_		mA
ILO	Output Leakage Current	$V_{OUT} = 0 \ V \sim V_{CC}, \ \overline{OE}$	= V <sub>IH</sub>		_		±1	μΑ
I <sub>CCO1</sub>	Flash Average Read Current	$\overline{\text{CEF}} = V_{\text{IL}}, \ \overline{\text{OE}} = V_{\text{cycle}}$	$I_{IH}$ , $I_{OUT} = 0$ mA,		_		30	mA
I <sub>CCO2</sub>	Flash Average Program/ Erase Current	$\overline{\text{CEF}} = \text{V}_{\text{IL}}, \ \overline{\text{OE}} = \text{V}_{\text{IH}}, \ \text{I}_{\text{OUT}} = 0 \text{ mA}$			_	_	15	mA
		CE1S = V <sub>IL</sub> , CE2S = V <sub>IH</sub> ,		$t_{cycle} = t_{RC}$	_	_	50	4
ICCO3	SRAM Average Operating	$\overline{OE} = V_{IH}, I_{OUT} = 0 \text{ mA}$	t <sub>cycle</sub> = 1 MHz	_	_	10	mA	
	Current	$\overline{\text{CE1S}} = 0.2 \text{ V}, \ \overline{\text{OE}} = \text{V}_{\text{CCs}} - 0.2 \text{ V},$		$t_{cycle} = t_{RC}$	_	_	45	mΛ
ICCO4		$CE2S = V_{CCs} - 0.2 V,$	$I_{OUT} = 0 \text{ mA}$	t <sub>cycle</sub> = 1 MHz	_	_	5	mA
I <sub>CCO5</sub>	Flash Average Read-While-Program Current	$V_{IN} = V_{IH}/V_{IL}$ , $I_{OUT} = 0$ mA, $t_{cycle} = t_{RC}(min)$			_	_	45	mA
I <sub>CCO6</sub>	Flash Average Read-While- Erase Current	V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>OUT</sub> =	0 mA, t <sub>cycle</sub> = t <sub>R0</sub>	C(min)	_	_	45	mA
I <sub>CCO7</sub>	Flash Average Program-While- Erase-Suspend Current	V <sub>IN</sub> = V <sub>IH</sub> /V <sub>IL</sub> , I <sub>OUT</sub> =	0 mA		_	_	15	mA
I <sub>CCS1</sub>	Flash Standby Current	CEF = RESET = V	CCf or RESET	= V <sub>SS</sub>	_	_	10	μА
I <sub>CCS2</sub>	Flash Standby Current (Automatic Sleep Mode <sup>(1)</sup> )	$V_{IH} = V_{CCf}$ or $V_{IL} = V_{S}$	SS		_	_	10	μА
I <sub>CCS3</sub>		$\overline{\text{CE1S}} = \text{V}_{\text{IH}} \text{ or CE2S} = \text{V}_{\text{IL}}$			_	_	2	mA
				Ta = 25°C	_	_	1	
	ODAMO: II o		$V_{CCs} = 3.3 \text{ V}$	Ta = -20~85°C		_	10	
I <sub>CCS4</sub>	SRAM Standby Current	$\overline{\text{CE1S}} = V_{\text{CCs}} - 0.2 \text{ V}$ or CE2S = 0.2 V <sup>(2)</sup>	/	Ta = 25°C	_	0.01	0.5	μΑ
		OI CE25 = 0.2 V	V <sub>CCs</sub> = 3.0 V	Ta = -20~40°C	_	_	1	† <b> </b>
			Ta = -20~85°C		_	_	5	
I <sub>ACC</sub>	High Voltage Input Current for WP/ACC	8.5 V ≤ V <sub>ACC</sub> ≤ 9.5 V			_	_	20	mA

<sup>(1)</sup> The device is going to Automatic Sleep Mode, when address remain steady during 150 ns.

<sup>(2)</sup> In Standby Mode, with  $\overline{\text{CE1S}} \ge \text{V}_{CCs} - 0.2 \text{ V}$ , these limits are guaranteed when CE2S  $\ge \text{V}_{CCs} - 0.2 \text{ V}$  or CE2S  $\le 0.2 \text{ V}$  and CIOS  $\ge \text{V}_{CCs} - 0.2 \text{ V}$  or CIOS  $\le 0.2 \text{ V}$ .



## $\underline{AC\ CHARACTERISTICS}\ (SRAM)\ (Ta = -20^{\circ} \sim 85^{\circ}C,\ V_{CCs} = 2.7\ V \sim 3.3\ V)$

### Read cycle

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RC</sub>	Read Cycle Time	90 —		
t <sub>ACC</sub>	Address Access Time	_	90	
t <sub>CO1</sub>	Chip Enable ( CE1S ) Access Time	_	90	
t <sub>CO2</sub>	Chip Enable (CE2S) Access Time	_	90	
toE	Output Enable Access Time	_	45	
t <sub>BA</sub>	Data Byte Control Access Time	_	45	
tCOE	Chip Enable Low to Output Active	5 —		ns
t <sub>OEE</sub>	Output Enable Low to Output Active	0	_	115
t <sub>BE</sub>	Data Byte Control Low to Output Active 0 —			
t <sub>OD</sub>	Chip Enable High to Output Hi-Z 30		30	
t <sub>ODO</sub>	Output Enable High to Output Hi-Z	_	30	
t <sub>BD</sub>	Data Byte Control High to Output Hi-Z	_	30	
tон	Output Data Hold Time 10 —			
t <sub>CCR</sub>	CE Recovery Time	0	_	

### Write cycle

SYMBOL	PARAMETER	MIN	MAX	UNIT	
t <sub>WC</sub>	Write Cycle Time	70	_		
t <sub>WP</sub>	Write Pulse Width	50			
t <sub>CW</sub>	Chip Enable to End of Write	60	_		
t <sub>BW</sub>	Data Byte Control to End of Write	50			
t <sub>AS</sub>	Address Set-up Time	0			
t <sub>WR</sub>	Write Recovery Time 0		_	ns	
t <sub>ODW</sub>	WE Low to Output Hi-Z 30				
t <sub>OEW</sub>	WE High to Output Active	0	_		
t <sub>DS</sub>	Data Set-up Time	30			
t <sub>DH</sub>	Data Hold Time	0	_		

## **AC TEST CONDITIONS**

PARAMETER	VALUES	
Input Pulse Level	0.4 V, 2.4 V	
Input Pulse Rise and Fall Time (10%~90%)	5 ns	
Timing Measurement Reference Level (input)	V <sub>CCs</sub> ×0.5	
Timing Measurement Reference Level (output)	V <sub>CCs</sub> ×0.5	
Output Load	C <sub>L</sub> (100 pF) + 1 TTL gate	



## AC CHARACTERISTICS (FLASH MEMORY)

## **READ CYCLE**

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>RC</sub>	Read Cycle Time	90	_	ns
t <sub>ACC</sub>	Address Access Time	_	90	ns
t <sub>CE</sub>	CEF Access Time	_	90	ns
t <sub>OE</sub>	OE Access Time	_	40	ns
t <sub>CEE</sub>	CEF to Output Lo-Z		_	ns
toee	OE to Output Lo-Z		_	ns
toeh	OE Hold Time		_	ns
t <sub>OH</sub>	Output Data Hold Time		_	ns
t <sub>DF1</sub>	CEF to Output Hi-Z		30	ns
t <sub>DF2</sub>	OE to Output Hi-Z		30	ns

## **BLOCK PROTECT**

SYMBOL	PARAMETER		MAX	UNIT
t <sub>VPS</sub>	V <sub>ID</sub> Set-up Time		_	μs
t <sub>CESP</sub>	CEF Set-up Time		_	μs
t <sub>VPH</sub>	OE Hold Time		_	μs
t <sub>PPLH</sub>	WE Low-Level Hold Time		_	μs

### PROGRAM AND ERASE CHARACTERISTICS

SYMBOL	PARAMETER		MAX	UNIT
tonu	Auto-Program Time (Byte Mode)		300	μs
tppW	Auto-Program Time (Word Mode)		300	μs
t <sub>PCEW</sub>	Auto Chip Erase Time		1350	s
t <sub>PBEW</sub>	Auto Block Erase Time 0.7* 10		s	
t <sub>EW</sub>	Erase/Program Cycle 10 <sup>5</sup> —		Сус.	

<sup>\*:</sup> typ.



## COMMAND WRITE/PROGRAM/ERASE CYCLE

SYMBOL	PARAMETER	MIN	MAX	UNIT
t <sub>CMD</sub>	Command Write Cycle Time	100	_	ns
t <sub>AS</sub>	Address Set-up Time / CIOF Set-up Time	0	_	ns
t <sub>AH</sub>	Address Hold Time / CIOF Hold Time	50	_	ns
t <sub>AHW</sub>	Address Hold Time from WE High level	20	_	ns
t <sub>DS</sub>	Data Set-up Time	50	_	ns
t <sub>DH</sub>	Data Hold Time	0	_	ns
t <sub>WELH</sub>	WE Low-Level Hold Time (WE Control)	50	_	ns
t <sub>WEHH</sub>	WE High-Level Hold Time (WE Control)	20	_	ns
t <sub>CES</sub>	CEF Set-up Time to WE Active (WE Control)	0	_	ns
t <sub>CEH</sub>	CEF Hold Time from WE High Level (WE Control)	0	_	ns
t <sub>CELH</sub>	CEF Low-Level Hold Time (CEF Control)	50	_	ns
t <sub>CEHH</sub>	CEF High-Level Hold Time (CEF Control)	20	_	ns
t <sub>WES</sub>	WE Set-up time to CEF Active (CEF Control)	0	_	ns
t <sub>WEH</sub>	WE Hold Time from High Level ( CEF Control)	0	_	ns
toes	OE Set-up Time	0	_	ns
t <sub>OEHP</sub>	OE Hold Time (Toggle/Data Polling)	90	_	ns
t <sub>OEHT</sub>	OE High-Level Hold Time (Toggle)	20	_	ns
t <sub>BEH</sub>	Erase Hold Time	50	_	μs
t <sub>VCS</sub>	V <sub>CCf</sub> Set-up Time	500	_	μs
t <sub>BUSY</sub>	Program/Erase-Valid-to-RY/BY Delay	_	90	ns
t <sub>RP</sub>	RESET Low-Level Hold Time	500	_	ns
t <sub>READY</sub>	RESET Low-Level to Read Mode	_	20	μs
t <sub>RB</sub>	RY/BY Recovery Time	0	_	ns
t <sub>RH</sub>	RESET Recovery Time	50	_	ns
t <sub>CEBTS</sub>	CEF Set-up time (CIOF control)	5	_	ns
t <sub>SUSP</sub>	Program Suspend Command to Suspend Mode	_	1.5	μs
t <sub>RESP</sub>	Program Resume Command to Program Mode	_	1	μs
t <sub>SUSE</sub>	Erase Suspend Command to Suspend Mode	_	15	μs
t <sub>RESE</sub>	Erase Resume Command to Erase Mode	_	1	μs



### SIMULTANEOUS READ/WRITE OPERATION

The TH50VSF3680/3681AASB features a Simultaneous Read/Write operation. The Simultaneous Read/Write operation enables the device to simultaneously write data to or erase data from a bank while the device reads data from another bank.

The TH50VSF3680/3681AASB has a total of seventeen banks:  $0.5 \text{ Mbits} \times 1 \text{ bank}$ ,  $3.5 \text{ Mbits} \times 1 \text{ bank}$ , and 4 Mbits  $\times$  15 banks. Banks are switched using bank addresses (A20 to A15). For bank blocks and addresses, refer to the Block Address Table and Block Size Table.

The Simultaneous Read/Write operation cannot perform multiple operations in a bank. The table below shows the operating modes in which simultaneous operation can be performed.

Note that during Auto Program execution or Auto Block Erase operation, the Simultaneous Read/Write operation cannot read data from addresses which are not selected for operation in the same bank. Data from such addresses can be read using the Program Suspend or Erase Suspend function.

#### SIMULTANEOUS READ/WRITE OPERATION

ONE BANK STATUS	OTHER BANK STATUS
Read mode	
ID Read mode <sup>(1)</sup>	
Auto Program mode	
Fast Program mode <sup>(2)</sup>	
Program Suspend mode	Read mode
Auto Block Erase mode	Read Indue
Auto Multiple Block Erase mode <sup>(3)</sup>	
Erase Suspend mode	
Program Suspend while Erase Suspend	
CFI mode	

- (1) Command mode only is valid.
- (2) Includes when Acceleration mode is in use.
- (3) If the selected bank exists in all banks, simultaneous operation is not supported.

#### **OPERATING MODES**

In addition to Read, Write, and Erase modes, the TH50VSF3680/3681AASB features many functions including Block Protect and Data Polling. When using the device, reference the timing charts and flow charts together with the description below.

#### Read Mode

To read data from the memory cell array, set the device to Read mode. In Read mode, the device can perform high-speed random access as asynchronous ROM.

The device is automatically set to Read mode immediately after power on or after completion of automatic operation. A software reset releases ID Read mode and the lock state when automatic operation ends abnormally, and sets to Read mode. A hardware reset terminates operation of the device and resets to Read mode. When reading the data without changing the address immediately after power on, either input a hardware reset or change  $\overline{\text{CEF}}$  from H to L.



#### **ID Read Mode**

ID Read mode is used to read the device maker code and device code. The mode is useful for EPROM programmers to automatically identify the device type.

In this method, simultaneous operation can be performed. Inputting an ID Read command sets the specified bank to ID Read mode. Banks are specified by inputting the bank address (BK) in the third bus write cycle of the command cycle. To read an ID code, the bank address as well as the ID read address must be specified. From address BK + 00 the maker code is output; from address BK + 01 the device code is output. From other banks, data are output from the memory cells. Inputting a Reset command releases ID Read mode and returns the device to Read mode.

Access time in ID Read mode is the same as that in Read mode. For the codes, see the ID Code Table.

#### Standby Mode

There are two methods of entering Standby mode.

(1) Control using  $\overline{\text{CEF}}$  and  $\overline{\text{RESET}}$ 

When the device is in Read mode, input  $V_{DD} \pm 0.3~V$  to  $\overline{CEF}$  and  $\overline{RESET}$ . The device enters Standby mode and the current becomes standby current (I<sub>CCS1</sub>). However, if the device is in simultaneous operation, the device does not enter Standby mode but causes the operating current to flow.

(2) Control using only  $\overline{RESET}$ 

When the device is in Read mode, input  $V_{SS} \pm 0.3~V$  to  $\overline{RESET}$ . The device enters Standby mode and the current becomes standby current (ICCS1). Even if the device is in simultaneous operation, this method can terminate the current operation and set the device to Standby mode. This is a hardware reset, described later.

In standby mode, DQ is put in high-impedance state.

#### Auto Sleep Mode

Function which suppresses power dissipation during read. When address input does not change for 150 ns or longer, the device automatically enters Sleep mode and the current becomes standby current (I<sub>CCS1</sub>). However, if the device is in simultaneous operation, the device does not enter Standby mode but causes the operating current to flow. Because the output data are latched, data are output in Sleep mode. When the address is changed, Sleep mode is automatically released, outputting data from the changed address.

#### **Output Disable Mode**

Inputting VIH to OE disables output from the device, setting DQ to high-impedance.



#### **Command Write**

The TH50VSF3680/3681AASB utilizes the JEDEC command control standard for a single power supply  $E^2PROM$ . A Command is executed by inputting an address and data into the Command register. The Command is written by inputting a pulse to  $\overline{WE}$  with  $\overline{CEF}$  = VIL and  $\overline{OE}$  = VIH ( $\overline{WE}$  control). The command can also be written by inputting a pulse to  $\overline{CEF}$  with  $\overline{WE}$  = VIL ( $\overline{CEF}$  control). The address is latched on the falling edge of either  $\overline{WE}$  or  $\overline{CEF}$ . The data is latched on the rising edge of either  $\overline{WE}$  or  $\overline{CEF}$ . DQ0 to DQ7 are valid for data input and DQ8 to DQ15 are ignored.

To cancel input of the command sequence mid-way, use the Reset command. The device resets the Command register and enters Read mode. When an undefined command is input, the Command register is reset and the device enters Read mode.

#### Software Reset

Apply a software reset by inputting a Read/Reset command. Software reset returns the device from ID Read or CFI mode to Read mode, releases the lock state when automatic operation ends abnormally, or clears the Command register.

#### Hardware Reset

A hardware reset initializes the device and sets it to Read mode. When a pulse is input to  $\overline{RESET}$  for trp, the device ends the operation in progress and enters Read mode after tready. Note that if a hardware reset is applied during data overwrite such as a Write or Erase operation, data at that address or block become undefined.

After a hardware reset the device enters Read mode when  $\overline{RESET} = V_{IH}$  and Standby mode when  $\overline{RESET} = V_{IL}$ . The DQ pins are High-Impedance when  $\overline{RESET} = V_{IL}$ . The Read operation sequence and input of any command are allowed after the device enters Read mode.

#### Comparison with Software Reset and Hardware Reset

ACTION	SOFTWARE RESET	HARDWARE RESET
Release ID Read or CFI mode	Valid	Valid
Clear the Command resister	Valid	Valid
Release the lock state when automatic operation ends abnormally	Valid	Valid
Stop automatic operation in progress	Invalid	Valid
All stops of operation other than the above, and return to Read mode	Invalid	Valid

#### BYTE/WORD Mode

CIOF is used select Word mode (16 bits) or Byte mode (8 bits) for the TH50VSF3680/3681AASB. When V<sub>II</sub> is input to CIOF, the device operates in Word mode. Read data or write commands using DQ0 to DQ15. When V<sub>IL</sub> is input to CIOF, read data or write commands using DQ0 to DQ7. A12F is used as the lowest address. DQ8 to DQ14 become high-impedance.



#### Auto-Program Mode

The TH50VSF3680/3681AASB can be programmed in either byte or word units. The Auto Program mode is set using the Program command. The program address is latched on the falling edge of the  $\overline{\rm WE}$  signal and data is latched on the rising edge of the fourth bus cycle (with  $\overline{\rm WE}$  control). Auto programming starts on the rising edge of the  $\overline{\rm WE}$  signal in the fourth bus cycle. The Program and Program Verify commands are automatically executed by the chip. The device status during programming is determined from the Hardware Sequence flag. To read the Hardware Sequence flag, specify the address to which Write is being performed.

During Auto Program execution, a command sequence for the bank on which execution is being performed cannot be received. To terminate execution, use a hardware reset. Note that when the operation is terminated, data cannot be correctly written.

Programming of a protected block is ignored. The device enters Read mode 3  $\mu s$  after the rising edge of the  $\overline{WE}$  signal in the fourth bus cycle.

If an Auto Program operation fails, the device remains in programming state and does not automatically return to Read mode. The device status can be determined from the setting of the Hardware Sequence flag. Either a Reset command or a hardware reset is necessary to return the device to Read mode after a failure. If a programming operation fails, please do not try to use the block which contains the address to which data could not be programmed.

The device allows the programming of memory cells from 1 to 0. The programming of Memory cells from 0 to 1 will fail. At this time, execution of Auto Program fails. This indicates that the failure is due to the usage rather than the device. A cell must be erased to turn it from 0 to 1.

#### Fast Program Mode

Fast Program is a function which enables execution of the command sequence for the Auto Program in two cycles. In this mode the first two cycles of the command sequence, which normally needs four cycles, are omitted. Write is performed in the remaining two cycles. To execute Fast Program, input the Fast Program set command. Write in this mode uses the Fast Program command but operation is the same at that for ordinary Auto Program. The status of the device can be checked using the hardware sequence flag and read operations can be performed as usual. To exit this mode, the Fast Program Reset command must be input. When the command is input, the device returns to Read mode.

#### **Acceleration Mode**

The TH50VSF3680/3681AASB features Acceleration mode for reducing write time. Applying  $V_{ACC}$  to  $\overline{WP}$  or ACC automatically sets the device to Acceleration mode. In Acceleration mode, Block Protect mode changes to Temporary Block Unprotect mode. Write mode changes to Fast Program mode. Modes are switched by the  $\overline{WP}/ACC$  signal; thus, there is no need for a Temporary Block Unprotect operation or for setting or resetting Fast Program mode. Operation of Write is the same as that in Auto Program mode. Releasing  $V_{ACC}$  to  $\overline{WP}/ACC$  ends Acceleration mode.



#### Program Suspend / Resume Mode

Program Suspend is used to enable Data Read by suspending Write operation. The device receives a Program Suspend command in Write mode (including Write performed during Erase Suspend) but ignores the command in other modes. At command input, the address of the bank on which Write is being performed must be specified. After command input, the device enters Program Suspend Read mode after tSUSP.

During Program Suspend, Cell Data Read, ID Read and CFI Data Read can be performed. When Data Write is suspended, the address to which Write was being performed becomes undefined. ID Read and CFI Data Read are the same as usual.

After completion of Program Suspend, to return to Write mode, input a Program Resume command. At command input, specify the address of the bank on which Write is being performed. When the ID Read and CFI Data Read functions are used, end the functions before inputting the Resume command. On receiving the Resume command, the device returns to Write mode and resumes output of a Hardware Sequence flag from the bank to which data are being written.

Program Suspend can be run in Fast Program or Acceleration mode. However, note that when running Program Suspend in Acceleration mode, do not release VACC.

#### Auto Chip Erase Mode

The Auto Chip Erase mode is set using the Chip Erase command. The Auto Chip Erase operation starts on the rising edge of  $\overline{\text{WE}}$  in the sixth bus cycle. All memory cells are automatically preprogrammed to 0, erased and verified as erased by the chip. The device status is determined from the Hardware Sequence flag.

Command inputs are ignored during an Auto Chip Erase. The hardware reset allows interruption of an Auto Chip Erase operation. The Auto Chip Erase operation does not complete correctly when interrupted. Hence a further Erase operation is necessary.

An attempt to erase a protected block is ignored. If all blocks are protected, the Auto Erase operation will not be executed and the device will enter Read mode 100  $\mu s$  after the rising edge of the  $\overline{WE}$  signal in the sixth bus cycle.

If an Auto Chip Erase operation fails, the device remains in, erasing state and does not return to Read mode. The device status is determined from the Hardware Sequence flag. Either a Reset command or a hardware reset is necessary to return the device to Read mode after a failure.

In this case, the block in which a failure occurred cannot be detected. Either terminate device usage, or perform Block Erase for each block, specify the failed block, and stop using it. The host processor must take measures to prevent use of the failed block being used in the future.



#### Auto Block / Multiple Block Erase Mode

The Auto Block and Multiple Block Erase modes are set using the Block Erase command. The block address is latched on the falling edge of the  $\overline{WE}$  signal in the sixth bus cycle. The Block Erase starts as soon as the erase hold time (tBEH) has elapsed after the rising edge of the  $\overline{WE}$  signal. To erase multiple blocks, repeat the 6<sup>th</sup> bus write cycles and input the block addresses and the Auto Block Erase command within the erase hold time (Auto Multiple Block Erase). If a command sequence other than Auto Block Erase or Erase Suspend command is input during the erase hold time, the device resets the Command register and enters Read mode. The erase hold time is valid every  $\overline{WE}$  rising edge. Once operation starts, all the memory cells in the block selected in the device are automatically preprogrammed to data 0, erased, and Erase is verified. The device status can be determined from the setting of the Hardware Sequence flag. To read the Hardware Sequence flag, the addresses of blocks on which Auto Erase is being performed must be specified. When the selected blocks exit in all the banks, simultaneous operation cannot be performed.

Commands (except Erase Suspend) are ignored during a Block/Multiple Block Erase operation. The operation can be aborted by a hardware reset. The Auto Erase operation does not complete correctly when aborted, therefore, a further Erase operation is necessary.

An attempt to erase a protected block is ignored. If all the selected blocks are protected, the Auto Erase operation is not executed and the device returns to Read mode 100  $\mu s$  after the rising edge of the  $\overline{WE}$  signal in the last bus cycle.

If an Auto Erase operation fails, the device remains in erasing state and does not return to Read mode. The device status is determined from the Hardware Sequence flag. Either a Reset command or a Hardware reset is necessary to return the device to Read mode after a failure. If multiple blocks are selected, the block in which a failure occurred cannot be detected. Either terminate device usage, or perform Block Erase for each block, specify the failed block, and stop using it. The host processor must take measures to prevent use of the failed block being used in the future.

#### Erase Suspend / Resume Mode

Erase Suspend Mode suspends Auto Block Erase and reads data from or writes data to an unselected block. The Erase Suspend command is allowed during an auto block erase operation but is ignored in all other oreration modes. The Erase Suspend command is inhibited to input during the Erase Hold Time. When the command is input, the address of the bank on which Erase is being performed must be specified.

In Erase Suspend Mode only a Read, Program or Resume command can be accepted. If an Erase Suspend command is input during an Auto Block Erase, the device will enter Erase Suspend Read Mode after tsuse. The device status (Erase Suspend Read Mode) can be verified by checking the Hardware Sequence flag. If data is read consecutively from the block selected for Auto Block Erase, the DQ2 output will toggle and the DQ6 output will stop toggling and  $RY/\overline{BY}$  will be set to High-Impedance.

Inputting a Write command during an Erase Suspend enables a Write to be performed to a block which has not been selected for the Auto Block Erase. Data is written in the usual manner.

To resume the Auto Block Erase, input an Erase Resume command. On input of the command, the address of the bank on which the Write was being performed must be specified. On receiving an Erase Resume command, the device returns to the state it was in when the Erase Suspend command was input. If an Erase Suspend command is input during the Erase Hold Time, the device will return to the state it was in at the start of the Erase Hold Time. At this time more blocks can be specified for erasing. If an Erase Resume command is input during an Auto Block Erase, Erase resumes. At this time toggle output of DQ6 resumes and 0 is output on  $RY/\overline{BY}$ .



#### **Block Protect**

Block Protection is a function to disable write and erase in block units.

Applying VID to  $\overline{RESET}$  and inputting the Block Protect command performs block protection. The first cycle of the command sequence is the Setup command. In the second cycle, the Block Protect command is input, in which a block address and A1 = VIH and A0 = A6 = VIL are input. At this time, the device writes to the block protector circuit, Until write is complete, there must be a wait of tPPLH but the device need not be controlled during this time. In the third cycle, the Verify Block Protect command is input. This command verifies write to the block protector circuit. Read is performed in the fourth cycle. If the protection operation is complete, 01H is output. If other than 01H is output, write is not complete; thus, input the Block Protect command again. Canceling VID to  $\overline{RESET}$  exits this mode.

#### **Temporary Block Unprotection**

The TC58VSF3680/3681AASB has a temporary block unprotection feature which disables block protection for all protected blocks. Unprotection is enabled by applying V<sub>ID</sub> to the RESET pin. At this time, Write and Erase operations can be performed on all the blocks except the boot blocks protected by Boot Block Protect. The device returns to the previous condition after V<sub>ID</sub> is removed from the RESET pin. That is, previously protected blocks are protected again.

#### Verify Block Protect

The Verify Block Protect command is used to ascertain whether a block is protected or unprotected. This mode is set by setting A0, A6 and the block address A19 $\sim$ A12 to V<sub>IL</sub> and setting A1 to V<sub>IH</sub>. This command should be input before a Read operation is performed. 0001H is output if the block is protected and 0000H is output if the block is unprotected. In Byte Mode DQ8 to DQ15 are in High-Impedance state. Block protection verification can also be carried out using a software command.

#### **Boot Block Protection**

Boot Block Protection temporarily protects some boot blocks using a method other than ordinary block protection. VID or a command sequence is not required. Protection is performed simply by inputting VIL to  $\overline{WP}/ACC$ . The target blocks are two of the boot blocks. The Top Boot Block uses BA133/BA134; the Bottom Boot Block, BA0/BA1. Inputting VIH to  $\overline{WP}/ACC$  releases the mode. At this time, the block is protected in ordinary block protection mode.



#### Hidden Rom Area

The TH50VSF3680/3681AASB features a 64-Kbyte Hidden ROM area apart from the memory cells. The area consists of one block. Data Read, Write, and Protect can be performed on the block. Because Protect cannot be released, once the block is protected, data in the block cannot be overwritten.

The Hidden ROM area is located in the address space indicated in the Hidden ROM Area Address Table. Normally, memory cell data are accessed. To access the Hidden ROM area, input a Hidden ROM mode Entry command. At this time, the device enters Hidden ROM mode, allowing Read, Write, Erase, and Block Protect. Write and Erase operations are the same as Auto operations except that the device is in Hidden ROM mode. To protect the Hidden ROM area, use the Block Protect function. Operation of Block Protect here is the same as in normal Block Protect except that VIH rather than VID is input to  $\overline{\text{RESET}}$ . Once the block is protected, protection cannot be released even using a Temporary Block Unprotect function. Use Block Protect carefully. Note that in Hidden ROM mode, simultaneous operation cannot be performed. Therefore, do not access areas other than the Hidden ROM area.

To exit Hidden ROM mode, use the Hidden ROM Mode Exit command. The device returns to Read mode.

#### Hidden Rom Area Address Table

TYPE	BOOT BLOCK	BYTE MOI	DE	WORD MO	DE
TIFE	ARCHITECTURE	ADDRESS RANGE	SIZE	ADDRESS RANGE	SIZE
TH50VSF3680AASB	TOP BOOT BLOCK	7F0000H~7FFFFFH	64 Kbytes	3F8000H~3FFFFFH	32 Kwords
TH50VSF3681AASB	BOTTOM BOOT BLOCK	000000H~00FFFFH	64 Kbytes	000000H~007FFFH	32 Kwords



## Common Flash Memory Interface (CFI)

The TH50VSF3680/3681AASB conforms to the CFI. Information on device specifications and characteristics can be obtained via CFI. To read information from the device, input the Query command followed by the address. In Word mode, DQ8 to DQ15 all output 0s. To exit this mode, input the Reset command.

### **CFI Code Table**

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
10H 11H 12H	0051H 0052H 0059H	Query Unique ASCII string "QRY"
13H 14H	0002H 0000H	Primary OEM Command Set 2: AMD/FJ standard type
15H 16H	0040Н 0000Н	Address for Primary Extended Table
17H 18H	0000H 0000H	Alternate OEM Command Set 0: none exists
19H 1AH	0000H 0000H	Address for Alternate OEM Extended Table
1BH	0027H	V <sub>DD</sub> Min (write/erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1CH	0036Н	V <sub>DD</sub> Max (write/erase) DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
1DH	0000H	V <sub>PP</sub> Min voltage
1EH	0000H	V <sub>PP</sub> Max voltage
1FH	0004H	Typical timeout per single byte/word write (2 <sup>N</sup> µs)
20H	0000H	Typical timeout for Min size buffer write (2 <sup>N</sup> μs)
21H	000AH	Typical timeout per individual block erase (2 <sup>N</sup> ms)
22H	0000H	Typical timeout for full chip erase (2 <sup>N</sup> ms)
23H	0005H	Max timeout for byte/word write (2 <sup>N</sup> times typical)
24H	0000H	Max timeout for buffer write (2 <sup>N</sup> times typical)
25H	0004H	Max timeout per individual block erase (2 <sup>N</sup> times typical)
26H	0000H	Max timeout for full chip erase (2 <sup>N</sup> times typical)
27H	0017H	Device Size (2 <sup>N</sup> byte)
28H 29H	0002H 0000H	Flash Device Interface description 2: ×8/×16
2AH 2BH	0000Н 0000Н	Max number of byte in multi-byte write (2 <sup>N</sup> )

ADDRESS A6~A0	DATA DQ15~DQ0	DESCRIPTION
2CH	0002H	Number of Erase Block Region within device
2DH 2EH 2FH 30H	0007H 0000H 0020H 0000H	Erase Block Region 1 Information 0~15 bit: y = Block Number 16~31 bit: z = Block Size (z × 256 byte)
31H 32H 33H 34H	007EH 0000H 0000H 0001H	Erase Block Region 2 Information
40H 41H 42H	0050H 0052H 0049H	Query Unique ASCII string "PRI"
43H	0031H	Major version number, ASCII
44H	0031H	Minor version number, ASCII
45H	0000Н	Address Sensitive Unlock 0: Required 1: Not Required
46H	0002H	Erase Suspend 0: Not Supported 1: To Read Only 2: To Read & Write
47H	0001H	Block Protect 0: Not Supported X: Number of blocks in per group
48H	0001H	Block Temporary Unprotect 0: Not Supported 1: Supported
49H	0004H	Block Protect/Unprotect scheme
4AH	0001H	Simultaneous Operation 0: Not Supported 1: Supported
4BH	0000Н	Burst Mode 0: Not Supported
4CH	0000Н	Page Mode 0: Not Supported
4DH	0085H	V <sub>ACC</sub> Min voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4EH	0095H	V <sub>ACC</sub> Max voltage DQ7~DQ4: 1 V DQ3~DQ0: 100 mV
4FH	000XH	Top/Bottom Boot Block Flag 2: TH50VSF3680AASB 3: TH50VSF3681AASB
50Н	0001H	Program Suspend 0: Not Supported 1: Supported



#### HARDWARE SEQUENCE FLAGS FOR FLASH MEMORY

The TH50VSF3680/3681AASB has a Hardware Sequence flag which allows the device status to be determined during an auto mode operation. The output data is read out using the same timing as that used when  $\overline{CEF} = \overline{OE} = VIL$  in Read Mode. The RY/ $\overline{BY}$  output can be either High or Low.

The device re-enters Read Mode automatically after an auto mode operation has been completed successfully. The Hardware Sequence flag is read to determine the device status and the result of the operation is verified by comparing the read-out data with the original data.

### DQ7 (DATA polling)

During an Auto-Program or auto-erase operation, the device status can be determined using the data polling function.  $\overline{DATA}$  polling begins on the rising edge of  $\overline{WE}$  in the last bus cycle. In an Auto-Program operation, DQ7 outputs inverted data during the programming operation and outputs actual data after programming has finished. In an auto-erase operation, DQ7 outputs 0 during the erase operation and 1 when the erase operation has finished. If an auto mode operation fails, DQ7 simply outputs the data.

When the operation has finished, the address latch is reset. Data polling is asynchronous with the OE signal.

#### DQ6 (Toggle bit 1)

The device status can be determined by the Toggle Bit function during an Auto Program or Auto Erase operation. The Toggle bit begins toggling on the rising edge of  $\overline{\text{WE}}$  in the last bus cycle. DQ6 alternately outputs a 0 or a 1 for each attempt ( $\overline{\text{OE}}$  access) while  $\overline{\text{CEF}}$  = V<sub>IL</sub> while the device is busy. When the internal operation has been completed, toggling stops and valid memory cell data can be read by subsequent reading. If the operation failed, the DQ6 output toggles.

DQ6 toggles for around 3 µs when an attempt is made to execute an Auto Program operation on a protected block. It then stops toggling. DQ6 toggles for around 100 µs when an attempt is made to execute an Auto Erase operation on a protected block. It then stops toggling. After toggling stops the device returns to Read mode.

#### DQ5 (internal time-out)

DQ5 outputs a 1 when the Internal Timer has timed out during a Program or Erase operation. This indicates that the operation has not completed within the allotted time.

An attempt to program 1 into a cell containing 0 will fail (see Auto Program mode). DQ5 outputs 1 in this case. Either a hardware reset or a software reset command is required to put the device into Read mode.



#### DQ3 (Block Erase timer)

The Block Erase operation starts 50  $\mu$ s (Erase Hold Time) after the rising edge of  $\overline{WE}$  in the last command cycle. DQ3 outputs a 0 during the Block Erase Hold Time and a 1 when the Erase operation starts. Additional Block Erase commands can only be accepted during this Block Erase Hold Time. Each Block Erase command received within this hold time resets the timer, allowing additional blocks to be marked for erasing. DQ3 outputs a 1 if the Program or Erase operation fails.

#### DQ2 (Toggle bit 2)

DQ2 is used to detect blocks for Auto Block Erase or to detect whether the device is in Erase Suspend mode. During Auto Block Erase, if data are continuously read from the selected block, DQ2 output toggles. At this time 1 is output from non-selected blocks; thus, the selected block can be detected. When the device is in Erase Suspend mode, if data are continuously read from the selected block for Auto Block Erase, DQ2 output toggles. At this time, because DQ6 output does not toggle, Erase Suspend mode can be detected. When the device is in Programming mode during Erase suspend, if data are read from the address to which data are being written, DQ2 outputs 1.

### RY/BY (READY/BUSY)

The TH50VSF3680/3681AASB has a RY/ $\overline{\rm BY}$  signal to indicate the device status to the host processor. A 0 (Busy state) indicates that an Auto Program or Auto Erase operation is in progress. A 1 (Ready state) indicates that the operation has finished and that the device can accept a new command. The RY/ $\overline{\rm BY}$  signal outputs a 0 when an operation has failed.

The  $RY/\overline{BY}$  signal outputs a 0 after the rising edge of  $\overline{WE}$  in the last command cycle.

During an Auto Block Erase operation, commands other than Erase Suspend are ignored. The RY/BY signal outputs a 1 during an Erase Suspend operation. The output buffer for the  $RY/\overline{BY}$  pin is an open drain type circuit, allowing a wired — OR connection. A pull-up resistor needs to be inserted between  $V_{CC}$  and the  $RY/\overline{BY}$  pin.



#### **DATA PROTECTION**

The TH50VSF3680/3681AASB features a function which makes malfunction or data damage difficult.

#### Protection Against Program/Erase Caused by Low Supply Voltage

To prevent malfunction at power on or power down, the device does not receive commands when V<sub>CCf</sub> is below V<sub>LKO</sub>. In this state, command input is ignored.

If VCCf drops below VLKO during Auto operations, the device terminates Auto Program execution. In this case, Auto operation is not executed again when VCCf return to recommended VCCf voltage Therefore, command need to be input to execute Auto operation again.

When VCCf > VLKO, make up countermeasure to be input accurately command in system side please.

#### Protection Against Malfunction Caused by Glitches

To prevent malfunction caused by noise from the system in operation, the device does not receive pulses shorter than 3 ns(Typ.) input to  $\overline{\text{WE}}$ ,  $\overline{\text{CEF}}$ , or  $\overline{\text{OE}}$ . However, if a glitch exceeding 3 ns(Typ.) occurs and the glitch is input to the device, although rare, malfunction may occur.

The device uses standard JEDEC commands; thus making command input difficult. It is conceivable that in an extreme case a part of a command sequence input due to system noise may occur. At this time, the device acknowledges the part of the command sequence. Then, even if the proper command is input, the device does not operate. To avoid this, before command input, clear the Command register. In an environment where system noise occurs easily, Toshiba recommends input of a software or hardware reset before command input.

#### Protection Against Malfunction at Power-on


To prevent damage to data caused by sudden noise at power on, when power is turned on with  $\overline{WE} = \overline{CEF} = V_{IL}$  and  $\overline{OE} = V_{IL}$ , the device does not latch the command at the first rising edge of  $\overline{WE}$  or  $\overline{CEF}$ . The device automatically resets the Command register and enters Read mode.




### **TIMING DIAGRAMS**



### FLASH READ/ID READ OPERATION




### SRAM READ CYCLE (see Note 1)






## SRAM WRITE CYCLE 1 ( WE -CONTROLLED) (see Note 4)




## SRAM WRITE CYCLE 2 (CE1S -CONTROLLED) (see Note 4)






## SRAM WRITE CYCLE 3 (CE2S-CONTROLLED) (see Note 4)



# $\underline{\mathsf{SRAM}\,\mathsf{WRITE}\,\mathsf{CYCLE}\,\mathsf{4}}\,(\,\overline{\mathsf{UB}}\text{-}\,\mathsf{and}\ \, \overline{\mathsf{LB}}\,\mathsf{-}\mathsf{CONTROLLED})\;(\mathsf{see}\,\,\mathsf{Note}\,\,\mathsf{4})$







### **FLASH COMMAND WRITE OPERATION**

This is the timing of the Command Write Operation. The timing which described follow pages is typically same as this page's.

#### • WE Control




#### • <del>CEF</del> Control






## FLASH ID READ OPERATION (Input command sequence)




#### (Continued)



Notes: Word mode address shown BK: Bank address




## FLASH AUTO-PROGRAM OPERATION (WE -CONTROLLED)



Note: Word Mode address shown.
PA: Program address
PD: Program data

# $\underline{\mathsf{FLASH}}\,\mathsf{AUTO}\,\,\mathsf{CHIP}\,\,\mathsf{ERASE}/\!\mathsf{AUTO}\,\,\mathsf{BLOCK}\,\,\mathsf{ERASE}\,\,\mathsf{OPERATION}\,\,(\,\overline{\mathsf{WE}}\,\mathsf{-CONTROLLED})$




Notes: Word mode address shown

BA: Block address for Auto Block Erase operation




## FLASH AUTO-PROGRAM OPERATION (CEF-CONTROLLED)



Notes: Word mode address shown PA: Program address PD: Program data

## FLASH AUTO CHIP ERASE/AUTO BLOCK ERASE OPERATION (CEF-CONTROLLED)




Notes: Word mode address shown

BA: Block address for Auto Block Erase operation




#### FLASH PROGRAM/ERASE SUSPEND OPERATION



#### FLASH PROGRAM/ERASE RESUME OPERATION


RA: Read address

Flag: Hardware Sequence flag







## FLASH RY/BY DURING AUTO-PROGRAM/ERASE OPERATION



#### **FLASH HARDWARE RESET OPERATION**




### FLASH READ AFTER RESET






## FLASH HARDWARE SEQUENCE FLAG (DATA Polling)



#### FLASH HARDWARE SEQUENCE FLAG (Toggle Bit)




PA: Program address

BA: Block address

\*DQ2/DQ6 stops toggling when auto operation has been completed.




## **FLASH BLOCK PROTECT OPERATION**



Notes: BA : Block address BA + 1: Next Block address

\* : 01h indicates that block is protected.

### TIMING FOR SWITCHING BETWEEN FLASH AND SRAM MODES



#### Notes:

- (1) WE remains High during a Read cycle.
- (2) If  $\overline{\text{CE1S}}$  goes Low (or CE2S goes High) at the same time as or after  $\overline{\text{WE}}$  goes Low, the outputs will remain High-Impedance.
- (3) If  $\overline{\text{CE1S}}$  goes High (or CE2S goes Low) at the same time as or before  $\overline{\text{WE}}$  goes High, the outputs will remain High-Impedance.
- (4) If  $\overline{OE}$  is High during a Write cycle, the outputs will remain High-Impedance.
- (5) Because I/O pins may be in Output state at this point, input signals of the opposite value must not be applied.
- (6) DOUT6 stops toggling when the last command has been completed.




### SRAM DATA RETENTION CHARACTERISTICS (Ta = -20°~85°C)


SYMBOL	PARAMETER			MIN	TYP.	MAX	UNIT
$V_{DH}$	Data Retention Supply Voltage for SRAM			1.5	_	3.3	V
ICCS4	SRAM Standby Current	V <sub>DH</sub> = 3.3 V	Ta = -20~85°C	_	_	10	μА
		V <sub>DH</sub> = 3.0 V	Ta = -20~40°C	_	_	1	
			Ta = -20~85°C	_	_	5	
t <sub>CDR</sub>	Chip-Deselect-to-Data-Retention-Mode Time			0		_	ns
t <sub>r</sub>	Recovery Time			t <sub>RC</sub> <sup>(1)</sup>	_	_	ns

<sup>(1)</sup> Read cycle time

#### CE1S-CONTROLLED DATA RETENTION MODE (see Note 1)



#### CE2S-CONTROLLED DATA RETENTION MODE (see Note 3)




#### Notes:

- (1) In  $\overline{CE1S}$  -Controlled Data Retention Mode, Minimum Standby Current Mode is entered when  $CE2S \le 0.2 \text{ V}$  or  $CE2S \ge V_{CCs} 0.2 \text{ V}$ .
- When  $\overline{CEIS}$  is operating at the VIH level, the SRAM standby current is the same as ICCS3 during the transition of VCCs from 2.7 V to 2.3 V.
- (3) In CE2S-Controlled Data Retention Mode, Minimum Standby Current Mode is entered when CE2S  $\leq$  0.2 V.




## **FLOWCHARTS OF FLASH MEMORY OPERATIONS**

## Auto-Program




Auto-Program command sequence (address/data)




Note: Word mode command sequence is shown.




#### Fast Program









#### Auto-Erase



Auto Chip Erase command sequence (address/data)




Auto Block Erase / Multiple-Block Erase command sequence (address/data)




Note: Word mode command sequence is shown.



## DQ7 (DATA Polling)



### DQ6 (Toggle bit)



VA: Byte address for programming.


Any of the addresses within the block being erased during a Block Erase operation.

Don't care during a Chip Erase operation.

Any address not within the current block during an Erase Suspend operation.



#### **Block Protect**



BPA: Block Address and ID Read Address (A6, A1, A0) ID Read Address = (0, 1, 0)

### **PACKAGE DIMENSIONS**

Unit: mm

P-FBGA69-1209-0.80A3

