

FEATURES

- Function, Pinout and Drive Compatible with the FCT and F Logic
- FCT-C speed at 5.8ns max. (Com'l)
FCT-A speed at 7.2ns max. (Com'l)
- Reduced V_{OH} (typically = 3.3V) versions of Equivalent FCT functions
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics
- Power-off disable feature
- Matched Rise and Fall times
- Fully Compatible with TTL Input and Output

Logic Levels


- 64 mA Sink Current (Com'l), 32 mA (Mil)
- 15 mA Source Current (Com'l), 12 mA (Mil)
- CMOS for Low-Power Consumption — Typically 1/3 of FAST Bipolar Logic
- Edge Triggered D Flip-Flops
- Buffered Common Clock
- Buffered, Asynchronous Master Reset
- Input Clamp Diode to Limit Bus Reflections

DESCRIPTION


The 'FCT273T consists of eight edge triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered clock (CP) and master reset (MR) load and reset (clear) all flip-flops simultaneously. The 'FCT273T is an edge triggered register. The state of each D input (one

setup time before the low-to-high clock transition) is transferred to the corresponding flip-flop's Q output. All outputs will be forced low by a low voltage level on the MR input.


LOGIC SYMBOL



PIN CONFIGURATIONS



LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-65 to +135	°C
V _{CC}	V _{CC} Potential to Ground	-0.5 to +7.0	V
P _T	Power Dissipation	0.5	W

1740 Tbl 01

Notes:

1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	120	mA
V _{IN}	Input Voltage	-0.5 to +7.0	V
V _{OUT}	Voltage Applied to Output	-0.5 to +7.0	V

1740 Tbl 02

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military Commercial	-55°C 0°C	+125°C +70°C

1740 Tbl 03

Supply Voltage (V _{CC})	Min	Max
Military Commercial	+4.5V +4.75V	+5.5V +5.25V

1740 Tbl 04

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

Symbol	Parameter		Min	Typ ¹	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage		2.0			V		
V _{IL}	Input LOW Voltage				0.8	V		
V _H	Hysteresis			0.2		V		All inputs
V _{IK}	Input Clamp Diode Voltage			-0.7	-1.2	V	MIN	I _{IN} = -18mA
V _{OH}	Output HIGH Voltage	Military Commercial	2.4 2.4	3.3 3.3		V	MIN V	I _{OH} = -12mA I _{OH} = -15mA
V _{OL}	Output LOW Voltage	Military Commercial Commercial		0.3 0.3 0.3	0.5 0.5 0.5	V	MIN V V	I _{OL} = 32mA I _{OL} = 48mA I _{OL} = 64mA
I _I	Input HIGH Current				20	μA	MAX	V _{IN} = V _{CC}
I _{IH}	Input HIGH Current				5	μA	MAX	V _{IN} = 2.7V
I _{IL}	Input LOW Current				-5	μA	MAX	V _{IN} = 0.5V
I _{OS}	Output Short Circuit Current ²		-60	-120	-225	mA	MAX	V _{OUT} = 0.0V
I _{OFF}	Power-off Disable				100	μA	0V	V _{OUT} = 4.5V
C _{IN}	Input Capacitance ³				5	pF	MAX	All inputs
C _{OUT}	Output Capacitance ³				9	pF	MAX	All outputs
I _{QC}	Quiescent Power Supply Current				0.2	1.5	mA	MAX V _{IN} ≤ 0.2V, V _{IN} ≥ V _{CC} - 0.2V

1740 Tbl 05

Notes:

1. Typical values are at V_{CC} = 5.0V, T_A = +25°C ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

3. This parameter is guaranteed but not tested.

DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
ΔI_{CC}	Quiescent Power Supply Current (TTL inputs) ²	0.5	2.0	mA	$V_{CC} = MAX, V_{IN} = 3.4V^2$, $f_1 = 0$, Outputs Open
I_{CCD}	Dynamic Power Supply Current ³	0.15	0.25	mA/MHz	$V_{CC} = MAX$, One Bit Toggling, 50% Duty Cycle, Outputs Open, $MR = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
I_C	Total Power Supply Current ⁵	1.7	4.0	mA	$V_{CC} = MAX, f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5MHz$, $MR = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		2.2	6.0	mA	$V_{CC} = MAX, f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 5MHz$, $MR = V_{CC}$, $V_{IN} = 3.4V$ or $V_{IN} = GND$
		4.0	7.8 ⁴	mA	$V_{CC} = MAX, f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5MHz$, $MR = V_{CC}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
		6.2	16.8 ⁴	mA	$V_{CC} = MAX, f_0 = 10MHz$, 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5MHz$, $MR = V_{CC}$, $V_{IN} = 3.4V$ or $V_{IN} = GND$

1740 Tbl 06

Notes:

1. Typical values are at $V_{CC} = 5.0V$, +25°C ambient.
2. Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
3. This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
4. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
5. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_n N_T + I_{CCD} (f_0/2 + f_1 N_i)$
 I_{CC} = Quiescent Current with CMOS input levels
 ΔI_{CC} = Power Supply Current for a TTL High Input

($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f_1 = Input Frequency

N_i = Number of Inputs at f_1

All currents are in millamps and all frequencies are in megahertz.

MODE SELECT-FUNCTION TABLE

Operating Mode	Inputs			Output
	MR	CP	D_n	
Reset (clear)	L	X	X	L
Load '1'	H	⊜	h	H
Load '0'	H	⊜	i	L

1740 Tbl 07

H = HIGH Voltage Level steady state

h = HIGH Voltage Level one setup time prior to LOW-to-HIGH clock transition

L = LOW Voltage Level steady state

i = LOW Voltage Level one setup time prior to the LOW-to-HIGH transition

X = Don't Care

⊜ = LOW-to-HIGH clock transition

AC CHARACTERISTICS

Symbol	Parameter	'FCT273T				'FCT273AT				'FCT273CT				Units	Fig. No.*		
		MIL		COM'L		MIL		COM'L		MIL		COM'L					
		Min. ¹	Max.														
t_{PLH} t_{PHL}	Propagation Delay Clock to Output	2.0	15.0	2.0	13.0	2.0	8.3	2.0	7.2	2.0	6.5	2.0	5.8	ns	1, 5		
t_{PLH} t_{PHL}	Propagation Delay MR to Output	2.0	15.0	2.0	13.0	2.0	8.3	2.0	7.2	2.0	6.8	2.0	6.1	ns	1, 6		
t_s	Set-up Time HIGH or LOW D_n to Clock	3.5	—	3.0	—	2.0	—	2.0	—	2.0	—	2.0	—	ns	4		
t_h	Hold Time HIGH or LOW D_n to Clock	2.0	—	2.0	—	1.5	—	1.5	—	1.5	—	1.5	—	ns	4		
t_w	Clock Pulse Width HIGH or LOW	7.0	—	7.0	—	6.0	—	6.0	—	6.0	—	6.0	—	ns	5		
t_w	MR Pulse Width LOW	7.0	—	7.0	—	6.0	—	6.0	—	6.0	—	6.0	—	ns	6		
t_{rec}	Recovery Time MR to Clock	5.0	—	4.0	—	2.5	—	2.0	—	2.5	—	2.0	—	ns	6		

1740 Tbl 08


Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.

2. AC Characteristics guaranteed with $C_L = 50\text{pF}$ as shown in Figure 1.

* See "Parameter Measurement Information" in the General Information Section.

ORDERING INFORMATION



1740 04