

ADC-208 8-bit, 20 Msps Cmos Flash A/D


FEATURES


- · 8-Bit flash A/D converter
- · 20 MHz sampling rate
- 10 MHz full-power bandwidth
- · Sample-hold not required
- Low power CMOS
- +5V dc operation
- 1.2 Micron CMOS
- · 8-Bit latched three-state outputs with overflow bit
- · Surface mount versions
- · MIL-STD-883B versions
- · No missing codes

GENERAL DESCRIPTION

The ADC-208 utilizes an advanced VLSI 1.2 micron CMOS in providing 20 MHz sampling rates at 8-bits. The flexibility of the design architecture and process delivers effective bit rates to 30 MHz in the burst mode, one shot mode conversion times of 35 nanoseconds, low power modes to 150 mW, latch-up free operation without external components and operation over the full military temperature range.


The ADC-208 has 256 auto-zeroing comparators which are auto-balanced on every conversion to cancel out any offsets due to temperature and/or dynamic effects. These comparators sample the difference between the analog input and the reference voltages generated by the precision reference ladder network. Parallel output data and the overflow pin have Three-State outputs. The overflow pin allows cascading two devices for 9-bit operation.







ADC-208 LCC



INPUT/OUTPUT CONNECTIONS

| PIN | FUNCTION |
|-----|-----------------------|
| 1 | VDD |
| 2 | CLOCK |
| 3 | -REFERENCE |
| 4 | ANA/DIG GND (VSS) |
| 5 | ANALOG INPUT |
| 6 | REFERENCE MID-POINT |
| 7 | ANALOG INPUT |
| 8 | ANA/DIG GND (VSS) |
| 9 | +REFERENCE |
| 10 | <u>VDD</u> |
| 11 | CS1 (OUTPUT ENABLE) |
| 12 | CS2 (OVERFLOW ENABLE) |
| 13 | OVERFLOW BIT |
| 14 | BIT 1 (MSB) |
| 15 | BIT 2 |
| 16 | BIT 3 |
| 17 | BIT 4 |
| 18 | REF 3/4 FS |
| 19 | VDD |
| 20 | REF 1/4 FS |
| 21 | BIT 5 |
| 22 | BIT 6 |
| 23 | BIT 7 |
| 24 | BIT 8 (LSB) |

For Immediate Assistance, Dial 1-800-233-2765



ABSOLUTE MAXIMUM RATINGS

| DESCRIPTION | LIMITS | UNITS | | | |
|---|---------------------------------|-------|--|--|--|
| Power Supply Voltage (V _{DD} Pin 1,10,19) | -0.5 to +7.0 | V dc | | | |
| Digital Inputs | -0.5 to +5.5 | V dc | | | |
| Analog Input | -0.5 to $+V_{DO}+0.5$ | V dc | | | |
| Reference Inputs | $-0.5 \text{ to } +V_{DD} +0.5$ | V dc | | | |
| Digital Outputs | -0.5 to +5.5 | V dc | | | |
| (short circuit protected | | | | | |
| to ground) | | | | | |
| Lead Temperature(10 sec) | +300 max. | °C | | | |
| Storage Temperature | -65 to +150 | °C | | | |

FUNCTIONAL SPECIFICATIONS

Apply over the operating temperature range +5V, ±0.25V power supplies, 15 MHz clock, +Reference = +5V, -Reference = Ground, unless otherwise noted.

TARREST TARREST TARREST

| ANALOG INPUTS | MIN. | TYP. | MAX. | UNITS |
|--|---------------------------|----------------|---------------------------|-------------------|
| Single-Ended,Non- Isolated Input Range dc-20 MHz Analog Input | 0 | _ | +5.0 | ٧ |
| Capacitance (static - Pin 5 to Pin 7) (dynamic- Pin 5 to Pin 7) Ref. Ladder | - | 10 64 | - | pF pF |
| Resistance Ref. input (Note 1) | -0.5 | 300 - | – V _{DD} +0.5 | Ohms V dc |
| DIGITAL INPUTS | | | | |
| Logic Levels Logic 1 Logic 0 Logic Loading | 3.2 | - | _ 0.8 | V dc V dc |
| Logic 1 Logic 0 Clock Low Pulse Width | - 15 | +1 +1 25 | +5 +5 - | μΑ μΑ nSec. |
| DIGITAL OUTPUTS | | | | |
| Logic Levels Logic 1 Logic 0 | _ _ | 4.5 - | 5.0 0.4 | V dc V dc |
| Logic Loading Logic 1 Logic 0 Output Data Valid Delay | 4 4 | _ _ | - | mA mA |
| from Rising Clock Edge 99% probability 100% probability | 5 | 10 | 15 | nSec. |
| +25 °C -55 °C to +125 °C | 5 | 10 - | 25 40 | nSec. nSec |
| Coding Resolution | Straight Binary 8 Bits | | | |
| PERFORMANCE | | | , | |
| Sampling Rate. ^② Full Power Bandwidth Diff. Linearity at +25 °C | 15 10 | 20 _ | | MSPS MHz |
| (See Tech, Note 4) Code Transitions Center of Codes Diff, Lin. Over Temp. | - | ±0.5 ±0.25 | ±1.0 | LSB LSB |
| Code Transitions Center of Codes | - | ±0.5 ±0.25 | ±1.0 | LSB LSB |

| PERFORMANCE | MIN. | TYP. | MAX. | UNITS |
|---|--|--------------|--------------|---------------|
| | | | | |
| Int. Lin. at +25 °C | | | | |
| (See Tech. Note 4) | | | | |
| (Ref. adjusted) End-point | | | ±1/2 | LSB |
| Best-fit Line | _ | _ | ±1/2 | LSB |
| Dest-iit Line | _ | _ | ±1/2 | |
| Int. Lin. Over Temp. | | | | |
| (Ref. adjusted) | | | | |
| Best-fit Line | _ | ±1/2 | ±1 | LSB |
| Int. Lin. at +25 ℃ | | | | |
| (Ref. unadjusted) | | ľ | | |
| End-point | - | ±2 | ±2.5 | LSB |
| Best-fit Line | - 1 | ±1.6 | ±1.9 | LSB |
| Int. Lin. Over Temp. | | | | i |
| (Ref. unadjusted) | | | .0.0 | 1.00 |
| End-point | _ | ±2.3 | ±2.6 ±2.0 | LSB LSB |
| Best-fit Line Zero-Scale Offset | _ | ±1.8 ±2.5 | ±2.0 ±4 | LSB |
| (Code "0" to "1" | | 12.5 | | 135 |
| transition) | | | | |
| Gain Error, +25 °C | _ | ±1 | ±1.75 | LSB |
| Over temp. | _ | ±1.5 | ±2.5 | LSB |
| Differential Gain [®] | _ | 2 | _ | % |
| Differential Phase ³ | _ | 1.1 | - | degree |
| Aperture Delay | _ | 8 | - | nSec. |
| Aperture Jitter | - | 50 | - | pSec. |
| Harmonic Distortion | | | | |
| (8 MHz 2nd Order Harm.) | -40 | -46 | 1 - | dB |
| Ref. Bandwidth | - 1 | 10 | - | MHz |
| (See Tech. Note 1) | į | 0.00 | ا م م ح | 0/ 500/0/ //- |
| Power Supply Rej. | | 0.02 | 0.05 | %FSR/%/Vs |
| No Missing Codes | | ne opera | ting tempe | erature range |
| POWER REQUIREMEN | NTS . | | , | |
| Pwr. Supply Range (+V _{DD}) | +3.5 | +5.0 | +5.5 | V dc |
| Pwr. Supply Current | | | 1 | |
| +25 °C | l – | +120 | +145 | mA |
| +125 °C -55 °C | - | +100 | +125 +160 | mA mA |
| Pwr. Dissipation | - | +135 | +160 | IIIA |
| +25 °C | l _ | 660 | 725 | mW |
| +125 °C | I - | 550 | 690 | mW |
| -55 °C | _ | 745 | 880 | mW |
| PHYSICAL-ENVIRONM | LENTAL | | | |
| | ICIVI AI | <u> </u> | T | 1 |
| Oper. Temp. Range | | l | 70 | I |
| MC/LC Grade | 0_ | - | +70 | °C |
| MM/LM/883B | -55 -65 | - | +125 +150 | l °c |
| Storage Temp. Range Package Types | -65 | I - | +150 | |
| (DIP) 24-pin hermetic sealed, ceramic DIP | | | | |
| (LCC) | 24-pin hermetic sealed, ceramic DIP 24-pin hermetic sealed, ceramic LCC | | | |
| | pi | emiet | io scaicu, | COLUMN ECO |
| | | | | |

- Maximum input impedance is a function of clock frequency.
- At full power input and chip selects enabled. For 10-step, 40 IRE NTSC ramp test.

TECHNICAL NOTES

- 1. The Reference ladder is floating with respect to V_{DD} and may be referenced anywhere within the specified limits. AC modulation of the reference voltage may also be utilized; contact DATEL for further information.
- 2. Clock Pulse Width To improve performance when input signals may exceed Nyquist bandwidths, the clock duty cycle can be adjusted so that the low portion (sample mode) of the clock pulse is 15 nanoseconds wide. Reducing the sampling

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

Table 1. ADC-208 Output Coding

| ANALOG INPUT | CODE | OVER FLOW | DATA 1234 | BITS 5678 | DECIMAL | HEX |
|-----------------|---------------|--------------|--------------|--------------|---------|-----------------|
| 0.00 V | Zero | 0 | 0000 | 0000 | 0 | 00 |
| +0.02 V | +1 LSB | 0 | 0000 | 0001 | 1 | 01 |
| +1.28 V | +1/4 FS | 0 | 0100 | 0000 | 64 | 40 |
| +2.54 V | +1/2 FS-1 LSB | 0 | 0111 | 1111 | 127 | 7F |
| +2.56 V | +1/2 FS | 0 | 1000 | 0000 | 128 | 80 |
| +2.58 V | +1/2 FS+1 LSB | 0 | 1000 | 0001 | 129 | 81 |
| +3.84 V | +3/4 FS | 0 | 1100 | 0000 | 192 | CO |
| +5.10 V | +FS | Ó | 1111 | 1111 | 255 | C0 FF 1FF |
| +5.12 V | Overflow | 1 | 1111 | 1111 | 511* | 1FF |

* Note the overflow code does not clear the data bits.

Values shown here are for a +5.12Vdc reference. Scale other references proportionally (+REF = +5.12V, -REF = GND, 1/4,1/2, and 3/4 Reference FS = No Connection)

time period minimizes the amount the input voltage slews and prevents the comparators from saturating.

- 3. The parallel output data and Overflow pin become available at the three-state buffer output when enabled. A full-scale input produces all "1"s on the data outputs. The OVERFLOW pin goes "high" when the analog input level exceeds + REF minus 1/2 LSB. Table 2 shows the truth table for the chip select enable signals.
- 4. DATEL uses the conservative definitions when specifying Integral Linearity (end-point) and Differential Linearity (code transition). The specifications using the less conservative definition have also been provided as a comparative specification for products specified this way.
- The process that is used to fabricate the ADC-208 eliminates the latchup phenomena that has plagued CMOS devices in the past. The ADC-208 does not require external protection diodes.

CALIBRATION PROCEDURE

 Connect the converter appropriately; a typical connection circuit is shown in Figure 2. Then apply an appropriate clock input. The ADC-208's reference input should be held to ±0.1% accuracy or better. Do not use the +5V power supply as a reference without precision regulation and high frequency decoupling capacitors.

2. Zero Adjustment

Apply a precision voltage reference source between the analog input (pins 5 & 7) and ground. Adjust the output of the reference source per Table 1 for the Unipolar Zero adjustment (+ 1/2 LSB). Adjust the zero trimming potentiometer so that the output code flickers equally between 0000 0000 and 0000 0001. Ground -REFERENCE (pin 3) for operation without adjustment.

3. Full Scale Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 1 for the Unipolar Gain Adjustment (+FS -1 1/2 LSB). Adjust the gain trimming potentiometer so that the output code flickers equally between 1111 1110 and 1111 1111. The + REFERENCE (pin 9) should be tied directly to a +5V reference for operation without adjustment.

4. To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Table 1.

5. Integral Nonlinearity Adjustments

Provision is made for optional adjustment of Integral Nonlinearity through access of the reference's 1/4, 1/2 & 3/4 Full Scale points. For example, at the half-scale major carry, set the input to 2.55V and adjust the reference until the code flickers equally between 127 and 128 for a 5.12V Full Scale input.

Table 2. Chip Select Truth Table

| CS1 | CS2 | Bits 1-8 | Overflow Bit |
|-----|-----|----------------|----------------|
| 0 | 0 | Tri-State Mode | Tri-State Mode |
| 1 | 0 | Tri-State Mode | Tri-State Mode |
| 0 | 1 | DATA Outputted | DATA Outputted |
| 1 | 1 | Tri-State Mode | DATA Outputted |





Figure 2. ADC-208 Typical Connections

NOTES:

Tie all V_{DD} pins (1,10, & 19) together. Tie both Analog Input pins (5 & 7) together. Connect both ANA/DIG GNDs (VSS pins 4 & 8) to one point, the ground plane beneath the converter.



Timing Diagram



LOW POWER MODES

Power Supply Aspect of Power Dissipation

Reduction of the V_{DD} power supply of the ADC-208 results in lower power dissipation. Refer to the curve of Figure 3 for power dissipation as a function of V_{DD} . The limiting factor is V_{DD} must be greater than the TTL or CMOS output levels. Interfacing to standard logic families presents little problem as the output drivers go to V_{DD} for a high state and to VSS for a low state.

BURST MODE

Applications can utilize an inherent system clock up to 30 MHz in the burst mode. The system clock can generate a one shot for a single conversion without requiring generation of a separate clock at a lower frequency.



Figure 4. Burst Mode for Low Power




Figure 3. Power Dissipation Versus VDD

Figure 5 shows power dissipation as a function of burst rate and repitition rate. Applications not requiring continuous conversions can give a double clock pulse, the clock returning low between conversions to reduce power dissipation. Power dissipation is essentially eliminated when the clock and signal input are turned off.

Figure 6 shows power dissipation as a function of the clock duty cycle. A conversion time of 35 nanoseconds can be obtained for a single conversion by leaving the clock in the Autozero mode. To initiate a conversion, the clock is put in the sample mode for 25 nanoseconds and then brought back high

to the Auto-zero mode. Data is valid 15 nanoseconds after the clock goes high, eliminating the pipeline delay.




Figure 5. Power Dissipation vs. Burst Rate vs. Repetition Rate




Figure 6. Power Dissipation vs. Duty Cycle for One-Shot Mode

| ORDERING INFORMATION | | | | | |
|---|--|--|--|--|--|
| MODEL | TEMPERATURE RANGE | PACKAGE | | | |
| ADC-208MC ADC-208MM ADC-208/883B | 0 °C to +70 °C -55 °C to +125 °C -55 °C to +125 °C | 24-pin DIP 24-pin DIP 24-pin DIP | | | |
| ADC-208LC ADC-208LM ADC-208L/883B | 0 °C to +70 °C -55 °C to +125 °C -55 °C to +125 °C | 24-pin LCC 24-pin LCC 24-pin LCC | | | |
| ACCESSORIES ADC-B207/208 | Evaluation Board (without ADC-208) | | | | |